SAA7115HLBE NXP Semiconductors, SAA7115HLBE Datasheet - Page 151
![Video ICs ADV DGTL VIDEO DECODR](/photos/27/77/277797/qfp100_sml.jpg)
SAA7115HLBE
Manufacturer Part Number
SAA7115HLBE
Description
Video ICs ADV DGTL VIDEO DECODR
Manufacturer
NXP Semiconductors
Datasheet
1.SAA7115HLBE.pdf
(548 pages)
Specifications of SAA7115HLBE
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 70 C
Package / Case
SOT-407
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Number Of Channels
2
Resolution
8 bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
SAA7115HL/V1,557 SAF7115HLBE
- Current page: 151 of 548
- Download datasheet (6Mb)
Philips Semiconductors
Figure 9-4
CS4218 codec. It is obtained by setting POLARITY=1,
LEFTPOS=0, RIGHTPOS=32, DATAMODE=0, SS-
POS=0, CLOCK_EDGE=1, WS_PULSE=1, CC1_POS =
16, CC1_EN=1, CC2_POS=48, CC2_EN=1.
Note that frames are generated (externally or internally)
even when TRANS_ENABLE is de-asserted. Writes to
CC1
TRANS_ENABLE is asserted. The ‘first’ CC values will
then go out on the next frame. For a summary of codec
control fields see
9.8
The AO unit autonomously reads samples from memory
in 16 or 32 bit-per-sample memory formats, as shown in
Figure 9-5
are retrieved and used as described in
Table 9-10. Operating modes and memory formats
Figure 9-4. Example codec frame layout for a Crystal Semi, CS4218.
AO_SCK
00
00
01
01
10
10
11
11
NR_CHAN MODE
AO_WS
16-bit, stereo,
NR_CHAN=00
16-bit, stereo,
NR_CHAN=10
32-bit, stereo,
NR_CHAN=00
Figure 9-5. AO memory DMA formats.
AO_SDx
and
MEMORY DATA FORMATS
shows a 64-bit frame suitable for use with the
for some example modes. Memory samples
0
stereo
stereo
stereo
stereo
left channel data
mono
mono
mono
mono
1
CC2
SD1.left
SD1.left
2
Table 9-9
adr
adr
3
SD1.left, SD1.right, SD2.left, SD2.right,
SD1.left, SD1.right, SD2.left, SD2.right,
SD3.left, SD3.right, SD4.left, SD4.right.
SD1.left, SD1.right, SD2.left, SD2.right
destination of successive samples
should
SD1.left, SD2.left, SD3.left, SD4.left
n
n
SD1.left
adr
n
SD1.left, SD2.left, SD3.left
(16)
SD1.right
SD1.right
n
SD1.left, SD1.right
SD3.left, SD3.right
SD1.left, SD2.left
adr+2
adr+2
lsb
only
15
16
SD1.left
n
n
be
Table
CC1(16)
SD1.left
SD2.left
adr+4
adr+4
done
9-10. Suc-
n+1
SD1.right
n
adr+4
after
SD1.right
lsb
SD2.right
31
n
adr+6
adr+6
32
right channel data
n+1
n
cessive samples are always read from increasing mem-
ory
LITTLE_ENDIAN bit in the AO_CTL register determines
the byte order of retrieved 16 or 32-bit samples. Refer to
Appendix C, “Endian-ness,”
ventions.
AO hardware implements a double buffering scheme to
ensure that there are always samples available to trans-
mit, even if the DSPCPU is highly loaded and slow to re-
spond to interrupts. The DSPCPU software assigns 2
equal size buffers by writing a base address and size to
the MMIO control fields described in
Section 9.9, “Audio Out Operation,”
ware/software synchronization.
If SIGN_CONVERT is set to one, the MSB of the memory
data is inverted, which is equivalent to translating from
offset binary representation to two’s complement. This
allows the use of an external two’s complement 16-bit D/
A converter to generate audio from 16-bit unsigned sam-
ples. This MSB inversion also applies to the ‘0’ values
transmitted to non-active output channels.
Note that the AO hardware does not support A-law or µ-
law eight-bit data formats. If such formats are desired,
the DSPCPU should be used to convert from A-law or µ-
law data to 16-bit linear data.
PRELIMINARY SPECIFICATION
SD1.left
address
SD3.left
adr+8
adr+8
n
n+2
SD1.left
(16)
n
adr+8
47
lsb
SD1.right
locations.
SD3.right
n+1
48
adr+10
adr+10
n+2
for details on byte ordering con-
n
CC2(16)
The
SD1.left
SD1.left
adr+12
adr+12
Figure
62
for details on hard-
SD1.right
n+3
n+1
setting
lsb
adr+12
63
0
SD1.right
SD1.right
left data
9-6. Refer to
Audio Out
n+1
1
adr+14
adr+14
of
n+1
n+3
n+1
(16)
9-7
the
Related parts for SAA7115HLBE
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![saa7115](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
Ntsc/pal/secam 9-bit Video Decoder
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC2420_60](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
NXP Semiconductors designed the LPC2420/2460 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC2458](/photos/41/52/415299/sot570-3_3d_tmb.gif)
Part Number:
Description:
NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC2468](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
NXP Semiconductors designed the LPC2468 microcontroller around a 16-bit/32-bitARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG andembedded trace
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC2470](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
NXP Semiconductors designed the LPC2470 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC2478](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
NXP Semiconductors designed the LPC2478 microcontroller, powered by theARM7TDMI-S core, to be a highly integrated microcontroller for a wide range ofapplications that require advanced communications and high quality graphic displays
Manufacturer:
NXP Semiconductors
Datasheet:
![XA-G30](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
![XA-G37](/photos/41/52/415289/sot187-2_3d_tmb.gif)
Part Number:
Description:
The Philips Semiconductors XA (eXtended Architecture) family of 16-bit single-chip microcontrollers is powerful enough to easily handle the requirements of high performance embedded applications, yet inexpensive enough to compete in the market for hi
Manufacturer:
NXP Semiconductors
Datasheet:
![XA-S3](/images/manufacturer_photos/0/4/487/nxp_semiconductors_tmb.jpg)
Part Number:
Description:
The XA-S3 device is a member of Philips Semiconductors? XA(eXtended Architecture) family of high performance 16-bitsingle-chip microcontrollers
Manufacturer:
NXP Semiconductors
Datasheet:
![LH75401_LH75411_N](/photos/41/52/415297/sot486-1_3d_tmb.gif)
Part Number:
Description:
The NXP BlueStreak LH75401/LH75411 family consists of two low-cost 16/32-bit System-on-Chip (SoC) devices
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC3130_3131](/photos/41/52/415299/sot570-3_3d_tmb.gif)
Part Number:
Description:
The NXP LPC3130/3131 combine an 180 MHz ARM926EJ-S CPU core, high-speed USB2
Manufacturer:
NXP Semiconductors
Datasheet:
![LPC3141FET180](/photos/41/52/415299/sot570-3_3d_tmb.gif)
Part Number:
Description:
The NXP LPC3141 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
![LPC3143FET180](/photos/41/52/415299/sot570-3_3d_tmb.gif)
Part Number:
Description:
The NXP LPC3143 combine a 270 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
![LPC3152FET208](/photos/41/53/415307/sot930-1_3d_tmb.gif)
Part Number:
Description:
The NXP LPC3152 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors
![LPC3154FET208](/photos/41/53/415307/sot930-1_3d_tmb.gif)
Part Number:
Description:
The NXP LPC3154 combines an 180 MHz ARM926EJ-S CPU core, High-speed USB 2
Manufacturer:
NXP Semiconductors