IPS-VIDEO Altera, IPS-VIDEO Datasheet - Page 210
![MegaCore Suite W/ 17 DSP Video/image Processing Functions](/photos/24/19/241949/4696158_sml.jpg)
IPS-VIDEO
Manufacturer Part Number
IPS-VIDEO
Description
MegaCore Suite W/ 17 DSP Video/image Processing Functions
Manufacturer
Altera
Type
-r
Specifications of IPS-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
Suite of IP Functions for Video and Image Processing
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 210 of 214
- Download datasheet (6Mb)
7–18
Table 7–22. Test Pattern Generator Control Register Map
Video and Image Processing Suite User Guide
0
1
2
3
4
5
6
Note to
(1) Value can be from 32 to the maximum specified in the parameter editor.
(2) These control registers are only available when the test pattern generator MegaCore function is configured to output a uniform color
Address
background and when the run-time control interface has been enabled.
Table
Control
Status
Output Width
Output Height
R/Y
G/Cb
B/Cr
7–22:
Register(s)
After control data has been read, the Test Pattern Generator MegaCore function
outputs a control packet that describes the following image data packet. When the
output is interlaced, the control data is processed only before the first field of a frame,
although a control packet is sent before each field.
Table 7–22
map.
Bit 0 of this register is the Go bit, all other bits are unused. Setting this bit to 0 causes the
Test Pattern Generator MegaCore function to stop before control information is read.
Refer to
page 5–68
Bit 0 of this register is the Status bit, all other bits are unused. The Test Pattern
Generator MegaCore function sets this address to 0 between frames. It is set to 1 while
the MegaCore function is producing data and cannot be stopped.
Refer to
page 5–68
The width of the output frames or fields in pixels.
The progressive height of the output frames or fields in pixels.
The value of the R (or Y) color sample when the test pattern is a uniform color
background.
The value of the G (or Cb) color sample when the test pattern is a uniform color
background.
The value of the B (or Cr) color sample when the test pattern is a uniform color
background.
describes the Test Pattern Generator MegaCore function control register
“Generation of Avalon-ST Video Control Packets and Run-Time Control” on
“Generation of Avalon-ST Video Control Packets and Run-Time Control” on
for full details.
for full details.
(2)
(2)
(2)
Description
(1)
Chapter 7: Control Register Maps
(1)
May 2011 Altera Corporation
Test Pattern Generator
Related parts for IPS-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: