IPS-VIDEO Altera, IPS-VIDEO Datasheet - Page 143
IPS-VIDEO
Manufacturer Part Number
IPS-VIDEO
Description
MegaCore Suite W/ 17 DSP Video/image Processing Functions
Manufacturer
Altera
Type
-r
Specifications of IPS-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
Suite of IP Functions for Video and Image Processing
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 143 of 214
- Download datasheet (6Mb)
Chapter 5: Functional Descriptions
Scaler
May 2011 Altera Corporation
1
Figure 5–27 on page 5–59
polyphase mode.
Figure 5–27. Polyphase Mode Scaler Block Diagram
Data from multiple lines of the input image are assembled into line buffers–one for
each vertical tap. These data are then fed into parallel multipliers, before summation
and possible loss of precision. The results are gathered into registers–one for each
horizontal tap. These are again multiplied and summed before precision loss down to
the output data bit width.
The progress of data through the taps (line buffer and register delays) and the
coefficient values in the multiplication are controlled by logic that is not present in the
diagram. Refer to
Resource Usage
Consider an instance of the polyphase scaler with N
taps. B
B
for the vertical coefficients. It is equal to the sum of integer bits and fraction bits for
the vertical coefficients, plus one if coefficients are signed.
v
is the bit width of the vertical coefficients and is derived from the user parameters
data
Cv
is the bit width of the data samples.
Ch
0
0
“Algorithmic Description” on page
shows the flow of data through an instance of the scaler in
Cv
Ch
1
1
Register Delay
Line Buffer
Bit Narrowing
Delay
Bit Narrowing
v
Video and Image Processing Suite User Guide
Cv
Ch
vertical taps and N
5–61.
Nv
Nh
Line Buffer
Register Delay
Delay
h
horizontal
5–59
Related parts for IPS-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: