IPR-SDRAM/HPDDR2 Altera, IPR-SDRAM/HPDDR2 Datasheet - Page 87
IPR-SDRAM/HPDDR2
Manufacturer Part Number
IPR-SDRAM/HPDDR2
Description
IP CORE Renewal Of IP-SDRAM/HDDR2
Manufacturer
Altera
Datasheet
1.IP-SDRAMHPDDR.pdf
(88 pages)
Specifications of IPR-SDRAM/HPDDR2
Software Application
IP CORE, Memory Controllers, SDRAM
Supported Families
Stratix FPGAs, Quartus II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 87 of 88
- Download datasheet (4Mb)
Revision History
How to Contact Altera
© March 2009 Altera Corporation
March 2009
November 2008
May 2008
October 2007
May 2007
December 2006
December 2006
Date
Version
9.0
8.1
8.0
7.2
7.1
7.0
6.1
The following table shows the revision history for this user guide.
For the most up-to-date information about Altera products, see the following table.
Technical support
Technical training
Altera literature services
Non-technical support (General)
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
Added Cyclone III support.
First release.
Updated device support for Arria II GX, HardCopy III and HardCopy IV E.
Updated information on new features.
Updated new half rate write waveform for Avalon-MM Interface.
Added new
Removed Appendix B and Appendix C.
Updated new read and write waveforms.
Updated section on Example Driver.
Added new section on DDR/DDR2 SDRAM High-Performance Controller Architecture.
Added new section on Simulating With Other Simulators - VHDL/Verilog HDL IP
Functional Simulation.
Updated new read and write waveforms.
Added new simulation appendix (Appendix B).
Added more detailed latency information (Appendix C).
Added Stratix IV support.
Corrected half rate and full rate information.
Corrected
Updated typical latency numbers.
Updated device support.
Added description of ECC.
Added Appendix A.
Contact
local_wdata_req
(Note 1)
chapter—Chapter 5, Example Design
Preliminary
,
Website
Website
Email
Email
Email
mem_clk
Contact
Method
Changes Made
DDR and DDR2 SDRAM High-Performance Controller User Guide
, and
mem_clk_n
www.altera.com/support
www.altera.com/training
custrain@altera.com
literature@altera.com
nacomp@altera.com
Additional Information
Walkthrough.
description.
Address
Related parts for IPR-SDRAM/HPDDR2
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/DDR
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/DDR2
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/HPDDR
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-RLDRAMII
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-HPMCII
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-RLDII/UNI
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-SRAM/QDRII
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet: