IPR-SDRAM/HPDDR2 Altera, IPR-SDRAM/HPDDR2 Datasheet - Page 71
IPR-SDRAM/HPDDR2
Manufacturer Part Number
IPR-SDRAM/HPDDR2
Description
IP CORE Renewal Of IP-SDRAM/HDDR2
Manufacturer
Altera
Datasheet
1.IP-SDRAMHPDDR.pdf
(88 pages)
Specifications of IPR-SDRAM/HPDDR2
Software Application
IP CORE, Memory Controllers, SDRAM
Supported Families
Stratix FPGAs, Quartus II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 71 of 88
- Download datasheet (4Mb)
Chapter 4: Functional Description
Interfaces and Signals
Table 4–8. DDR and DDR2 SDRAM Interface Signals (Part 2 of 2)
© March 2009 Altera Corporation
mem_we_n
Note to
(1) The mem_clk signals are output only signals from the FPGA. However, in the Quartus II software they must be defined as bidirectional (INOUT)
I/Os to support the mimic path structure that the ALTMEMPHY megafunction uses.
Signal Name
Table
4–8:
Table 4–9
Table 4–9. ECC Controller Signals
ecc_addr[]
ecc_be[]
ecc_interrupt
ecc_rdata[]
ecc_read_req
ecc_wdata[]
ecc_write_req
Direction
Output
Signal Name
shows the ECC controller signals.
Memory write enable signal.
Direction
Output
Output
Input
Input
Input
Input
Input
DDR and DDR2 SDRAM High-Performance Controller User Guide
Description
Address for ECC controller.
ECC controller byte enable.
Interrupt from ECC controller.
Return data from ECC controller.
Read request for ECC controller.
ECC controller write data.
Write request for ECC controller.
Description
4–43
Related parts for IPR-SDRAM/HPDDR2
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/DDR
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/DDR2
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/HPDDR
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-RLDRAMII
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-HPMCII
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-RLDII/UNI
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-SRAM/QDRII
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet: