IPR-SDRAM/HPDDR2 Altera, IPR-SDRAM/HPDDR2 Datasheet - Page 5
IPR-SDRAM/HPDDR2
Manufacturer Part Number
IPR-SDRAM/HPDDR2
Description
IP CORE Renewal Of IP-SDRAM/HDDR2
Manufacturer
Altera
Datasheet
1.IP-SDRAMHPDDR.pdf
(88 pages)
Specifications of IPR-SDRAM/HPDDR2
Software Application
IP CORE, Memory Controllers, SDRAM
Supported Families
Stratix FPGAs, Quartus II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 5 of 88
- Download datasheet (4Mb)
Release Information
Device Family Support
© March 2009 Altera Corporation
Table 1–1
High-Performance Controller MegaCore
Table 1–1. DDR and DDR2 SDRAM High-Performance Controller Release Information
Altera
previous version of each MegaCore function. The
and Errata
compilation with MegaCore function versions older than one release.
MegaCore functions provide either full or preliminary support for target Altera
device families, as described below:
■
■
Table 1–2
performance controller to each of the Altera device families.
Table 1–2. Device Family Support (Part 1 of 2)
Version
Release Date
Ordering Codes
Product IDs
Vendor ID
Arria
Arria II GX
Cyclone
HardCopy
HardCopy III
HardCopy IV E
Full support means the MegaCore function meets all functional and timing
requirements for the device family and may be used in production designs
Preliminary support means the MegaCore function meets all functional
requirements, but may still be undergoing timing analysis for the device family; it
may be used in production designs with caution
®
®
GX
®
verifies that the current version of the Quartus
III
®
provides information about this release of the DDR and DDR2 SDRAM
shows the level of support offered by the DDR and DDR2 SDRAM high-
report any exceptions to this verification. Altera does not verify
II
Device Family
Item
1. About These MegaCore Functions
DDR and DDR2 SDRAM High-Performance Controller User Guide
®
functions.
Full
Preliminary
Full
Full
Preliminary
Preliminary
IP-SDRAM/HPDDR2 (DDR2 SDRAM)
00CO (ALTMEMPHY Megafunction)
IP-SDRAM/HPDDR (DDR SDRAM)
MegaCore IP Library Release Notes
00BF (DDR2 SDRAM)
®
00BE (DDR SDRAM)
II software compiles the
Description
March 2009
6AF7
Support
9.0
Related parts for IPR-SDRAM/HPDDR2
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/DDR
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/DDR2
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/HPDDR
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-RLDRAMII
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-HPMCII
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-RLDII/UNI
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-SRAM/QDRII
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet: