IDT82P5088BBG IDT, Integrated Device Technology Inc, IDT82P5088BBG Datasheet - Page 33

no-image

IDT82P5088BBG

Manufacturer Part Number
IDT82P5088BBG
Description
IC LIU T1/E1/J1 OCTAL 256PBGA
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of IDT82P5088BBG

Includes
Integrated Clock Adapter
Function
Line Interface Unit (LIU)
Interface
E1, J1, T1
Number Of Circuits
8
Voltage - Supply
1.8V, 3.3V
Power (watts)
2.57W
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
256-BBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT82P5088BBG
Manufacturer:
IDT
Quantity:
170
Part Number:
IDT82P5088BBG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82P5088BBG
Manufacturer:
IDT
Quantity:
20 000
3.5.4
ing channel is configured in Inband Loopback mode. In this mode, an acti-
vate/Deactivate Loopback Code is generated repeatedly in transmit
direction per ANSI T1. 403 which overwrite the transmit signals. In receive
direction, the code is detected per ANSI T1. 403, even in the presence of
10
(MAINT0, 2BH...) to ‘1’, the chip will establish/demolish the Remote Loop-
back based on the reception of the Activate Loopback Code/Deactivate
Loopback Code for 5.1 s. If the ARLP bit (MAINT0, 2BH...) is set to ‘0’, the
Remote Loopback can also be demolished forcedly.
3.5.4.1 Transmit Activate/Deactivate Loopback Code
defined by the TNLP[7:0] bits (MAINT3, 2EH...). Whether the code repre-
sents an Activate Loopback Code or a Deactivate Loopback Code is judged
by the far end receiver. The length of the pattern ranges from 5 bits to 8 bits,
as selected by the TNLP_L[1:0] bits (MAINT2, 2DH...). The pattern can be
programmed to 6-bit-long or 8-bit-long respectively by repeating itself if it
is 3-bit-long or 4-bit-long. When the PATT[1:0] bits (MAINT1, 2CH...) are
set to ‘11’, the transmission of the Activate/Deactivate Loopback Code is
initiated. If the PATT_CLK bit (MAINT1, 2CH...) is set to ‘0’ and the
PATT[1:0] bits (MAINT1, 2CH...) are set to ‘00’, the transmission of the Acti-
vate/Deactivate Loopback Code will stop.
as the receive code setting in the remote end. It is the same thing for the
other way round.
3.5.4.2 Receive Activate/Deactivate Loopback Code
RNLPA[7:0] bits (MAINT4, 2FH...). The length of this pattern ranges from
5 bits to 8 bits, as selected by the RNLPA_L [1:0] bits (MAINT2, 2DH...).
The pattern can be programmed to 6-bit-long or 8-bit-long respectively by
repeating itself if it is 3-bit-long or 4-bit-long.
RNLPD[7:0] bits (MAINT5, 30H...). The length of the receive Deactivate
Loopback Code ranges from 5 bits to 8 bits, as selected by the
RNLPD_L[1:0] bits (MAINT2, 2DH...). The pattern can be programmed to
FUNCTIONAL DESCRIPTION
IDT82P5088
-2
When PATT[1:0] bits (MAINT1, 2CH...) are set to ‘11’, the correspond-
If the Automatic Remote Loopback is enabled by setting ARLP bit
The pattern of the transmit Activate/Deactivate Loopback Code is
The local transmit activate/deactivate code setting should be the same
The pattern of the receive Activate Loopback Code is defined by the
The pattern of the receive Deactivate Loopback Code is defined by the
bit error rate.
INBAND LOOPBACK
UNIVERSAL OCTAL T1/E1/J1 LIU WITH INTEGRATED CLOCK ADAPTER
33
6-bit-long or 8-bit-long respectively by repeating itself if it is 3-bit-long or 4-
bit-long.
for more than 30 ms (in E1 mode) / 40 ms (in T1/J1 mode), the NLPA_S bit
(STAT0, 36H...) will be set to ‘1’ to declare the reception of the Activate
Loopback Code.
data for more than 30 ms (In E1 mode) / 40 ms (In T1/J1 mode), the NLPD_S
bit (STAT0, 36H...) will be set to ‘1’ to declare the reception of the Deactivate
Loopback Code.
transition of the NLPA_S bit will generate an interrupt and set the NLPA_IS
bit (INTS0, 3AH...) to ‘1’. When the NLPA_IES bit is set to ‘1’, any changes
of the NLPA_S bit will generate an interrupt and set the NLPA_IS bit (INTS0,
3AH...) to ‘1’. The NLPA_IS bit will be reset to ‘0’ after being read.
transition of the NLPD_S bit will generate an interrupt and set the NLPD_IS
bit (INTS0, 3AH...) to ‘1’. When the NLPD_IES bit is set to ‘1’, any changes
of the NLPD_S bit will generate an interrupt and set the NLPD_IS bit (INTS0,
3AH...) to ‘1’. The NLPD_IS bit will be reset to ‘0’ after being read.
3.5.4.3 Automatic Remote Loopback
nel is configured into the Automatic Remote Loopback mode. In this mode,
if the Activate Loopback Code has been detected in the receive data for
more than 5.1 s, the Remote Loopback (shown as Figure-16) will be estab-
lished automatically, and the ARLP_S bit (STAT0, 36H...) will be set to ‘1’
to indicate the establishment of the Remote Loopback. The NLPA_S bit
(STAT0, 36H...) is set to ‘1’ to generate an interrupt. In this case, the Remote
Loopback mode will still be kept even if the receiver stop receiving the Acti-
vate Loopback Code.
for more than 5.1 s, the Remote Loopback will be demolished automatically,
and the ARLP_S bit (STAT0, 36H...) will set to ‘0’ to indicate the demolish-
ment of the Remote Loopback. The NLPD_S bit (STAT0, 36H...) is set to
‘1’ to generate an interrupt.
ARLP bit (MAINT0, 2BH...) to ‘0’.
After the Activate Loopback Code has been detected in the receive data
After the Deactivate Loopback Code has been detected in the receive
When the NLPA_IES bit (INTES, 35H...) is set to ‘0’, only the ‘0’ to ‘1’
When the NLPD_IES bit (INTES, 35H...) is set to ‘0’, only the ‘0’ to ‘1’
When ARLP bit (MAINT0, 2BH...) is set to ‘1’, the corresponding chan-
If the Deactivate Loopback Code has been detected in the receive data
The Remote Loopback can also be demolished forcedly by setting
February 5, 2009

Related parts for IDT82P5088BBG