TRC105 RFM, TRC105 Datasheet - Page 26

• Manufacturer Part Number: TRC105
• Description: IC TXRX 300MHZ-510MHZ 32TQFN
• Manufacturer: RFM

Specifications of TRC105

• Frequency: 300MHz ~ 510MHz
• Data Rate - Maximum: 200kbps
• Modulation Or Protocol: FSK, OOK
• Applications: General Purpose
• Power - Output: 13dBm
• Sensitivity: -112dBm
• Voltage - Supply: 2.1 V ~ 3.6 V
• Current - Receiving: 3mA
• Current - Transmitting: 30mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-TQFN
• Wireless Frequency: 300 MHz to 510 MHz
• Output Power: 13 dBm
• Operating Supply Voltage: 2.1 V to 3.6 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Maximum Supply Current: 1.7 mA
• Minimum Operating Temperature: - 40 C
• Modulation: FSK, OOK
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 583-1159-2

A byte transmission can be seen as a rotate operation between the value stored in an 8-bit shift register in the
master device (host microcontroller) and the value stored in an 8-bit shift register in the transceiver. The SCK line
is used to synchronize both SPI bit transfers. Data is transferred full-duplex from master to slave through the SDI
line and from slave to master through the SDO line. The most significant bit is always sent first. In both directions
the rising SCK edge is used to sample a bit, and the falling SCK edge shifts the bits through the shift register.
The nSS_CONFIG or nSS_DATA signals are asserted by the master device and should remain low during a byte
transmission. The transmission is synchronized by these nSS_CONFIG or nSS_DATA signals. While the
nSS_CONFIG or nSS_DATA is set to 1, the counters controlling transmission are reset. Reception starts with the
first clock cycle after the falling edge of nSS_CONFIG or nSS_DATA. If either signal goes high during a byte
transmission the counters are reset and the byte must be retransmitted.
The configuration interface is selected if nSS_CONFIG is low even if the TRC105 is in buffered mode and
nSS_DATA is low (nSS_CONFIG has priority). To configure the transceiver two bytes are required. The first byte
contains a 0 start bit, R/W information (1 = read, 0 = write), 5 bits for the address of the register and a 0 stop bit.
The second byte contains the data to be sent in write mode or the new address to read from in read mode.
www.RFM.com
©2009-2010 by RF Monolithics, Inc.
E-mail:
[e-mail]
Technical support +1.800.704.6079
Figure 19
Figure 20
TRC105 - 11/01/10
Page 26 of 66