D12363VF33V Renesas Electronics America, D12363VF33V Datasheet - Page 705

IC H8S/2363 MCU ROMLESS 128QFP

D12363VF33V

Manufacturer Part Number
D12363VF33V
Description
IC H8S/2363 MCU ROMLESS 128QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2300r
Datasheets

Specifications of D12363VF33V

Core Processor
H8S/2000
Core Size
16-Bit
Speed
33MHz
Connectivity
I²C, IrDA, SCI, SmartCard
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
84
Program Memory Type
ROMless
Ram Size
16K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
128-QFP
For Use With
YR0K42378FC000BA - KIT EVAL FOR H8S/2378
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
D12363VF33V
Manufacturer:
ST
Quantity:
67 000
Part Number:
D12363VF33V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
D12363VF33V
Manufacturer:
RENSAS
Quantity:
20 000
7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.
(master output)
(master output)
(slave output)
processing
ICDRS
ICDRT
TDRE
TEND
User
receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or
NACKF.
SDA
SDA
SCL
[2] Instruction of start
condition issuance
Figure 15.5 Master Transmit Mode Operation Timing 1
Bit 7
1
[3] Write data to ICDRT (first byte).
Bit 6
2
Clear TDRE.
Address + R/
Bit 5
3
Address + R/
Slave address
Bit 4
4
Bit 3
5
Bit 2
6
Section 15 I
[4] Write data to ICDRT (second byte).
Rev.6.00 Mar. 18, 2009 Page 645 of 980
Bit 1
Clear TDRE and TEND.
7
Bit 0
R/
8
2
C Bus Interface2 (IIC2) (Option)
A
9
[5] Write data to ICDRT (third byte).
Clear TDRE.
Data 1
Data 1
Bit 7
REJ09B0050-0600
1
Bit 6
Data 2
2

Related parts for D12363VF33V