MC9S12XA512CAG Freescale Semiconductor, MC9S12XA512CAG Datasheet - Page 949

IC MCU 512K FLASH 144-LQFP

MC9S12XA512CAG

Manufacturer Part Number
MC9S12XA512CAG
Description
IC MCU 512K FLASH 144-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheets

Specifications of MC9S12XA512CAG

Core Processor
HCS12X
Core Size
16-Bit
Speed
80MHz
Connectivity
EBI/EMI, I²C, IrDA, LIN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
119
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Eeprom Size
4K x 8
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 5.5 V
Data Converters
A/D 24x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
144-LQFP
Processor Series
S12XA
Core
HCS12
Data Bus Width
16 bit
Data Ram Size
32 KB
Interface Type
CAN, I2C, SCI, SPI
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
119
Number Of Timers
12
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
EVB9S12XDP512E
Minimum Operating Temperature
- 40 C
On-chip Adc
2 (10 bit, 24 Channel)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XA512CAG
Manufacturer:
Freescale
Quantity:
490
Part Number:
MC9S12XA512CAG
Manufacturer:
FREESCALE
Quantity:
2 341
Part Number:
MC9S12XA512CAG
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XA512CAG
Manufacturer:
FREESCALE
Quantity:
2 341
PIEH[7:0]
PIFH[7:0]
Reset
Field
23.0.5.53 Port H Interrupt Flag Register (PIFH)
Read: Anytime.
Write: Anytime.
Each flag is set by an active edge on the associated input pin. This could be a rising or a falling
edge based on the state of the PPSH register. To clear this flag, write logic level “1” to the
corresponding bit in the PIFH register. Writing a “0” has no effect.
Field
7–0
7–0
W
R
PIFH7
Interrupt Enable Port H
0 Interrupt is disabled (interrupt flag masked).
1 Interrupt is enabled.
Interrupt Flags Port H
0 No active edge pending. Writing a “0” has no effect.
1 Active edge on the associated bit has occurred (an interrupt will occur if the associated enable bit is set).
7
0
Writing a logic level “1” clears the associated flag.
PIFH6
0
6
Figure 23-55. Port H Interrupt Flag Register (PIFH)
Table 23-49. PIEH Field Descriptions
Table 23-50. PIFH Field Descriptions
PIFH5
5
0
PIFH4
0
4
Description
Description
PIFH3
3
0
PIFH2
0
2
PIFH1
1
0
PIFH0
0
0

Related parts for MC9S12XA512CAG