R5F21324ANSP#U1 Renesas Electronics America, R5F21324ANSP#U1 Datasheet - Page 198

MCU 1KB FLASH 16K ROM 20-LSSOP

R5F21324ANSP#U1

Manufacturer Part Number
R5F21324ANSP#U1
Description
MCU 1KB FLASH 16K ROM 20-LSSOP
Manufacturer
Renesas Electronics America
Series
R8C/3x/32Ar
Datasheet

Specifications of R5F21324ANSP#U1

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, PWM, Voltage Detect, WDT
Number Of I /o
15
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
20-LSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F21324ANSP#U1
Manufacturer:
Renesas Electronics America
Quantity:
135
Under development
R8C/32A Group
REJ09B0458-0020 Rev.0.20
Page 168 of 583
15.2.3
Note:
15.2.4
Note:
15.2.5
15.2.6
b7 to b0 This register value is reloaded to the DTCCT register in repeat mode.
b7 to b0 These bits specify the number of times of DTC data transfers.
b15 to b0 These bits specify a transfer destination address for data transfer.
1. When the DTCCT register is set to 00h, the number of transfer times is 256. Each time the DTC is activated, the
1. Set the initial value for the DTCCT register.
b15 to b0
After Reset
After Reset
After Reset
After Reset
After Reset
After Reset
Bit
Bit
Address See Table 15.4 Control Data Allocation Addresses.
Address See Table 15.4 Control Data Allocation Addresses.
Address See Table 15.4 Control Data Allocation Addresses.
Address See Table 15.4 Control Data Allocation Addresses.
Bit
Bit
DTCCT register is decremented by 1.
Symbol
Symbol
Symbol
Symbol
Symbol
Symbol
Bit
Bit
Bit
Bit
Bit
Bit
DTC Transfer Count Register j (DTCCTj) (j = 0 to 23)
DTC Transfer Count Reload Register j (DTRLDj) (j = 0 to 23)
DTC Source Address Register j (DTSARj) (j = 0 to 23)
DTC Destination Register j (DTDARj) (j = 0 to 23)
These bits specify a transfer source address for data transfer.
Preliminary specification
Specifications in this manual are tentative and subject to change.
b15
b15
b7
b7
b7
b7
X
X
X
X
X
X
b14
b14
b6
b6
b6
b6
X
X
X
X
X
X
Nov 05, 2008
b13
b13
b5
b5
b5
b5
X
X
X
X
X
X
Function
Function
Function
Function
b12
b12
b4
b4
b4
b4
X
X
X
X
X
X
b11
b11
b3
b3
b3
b3
X
X
X
X
X
X
b10
b10
b2
b2
b2
b2
X
X
X
X
X
X
b1
b1
b1
b9
b1
b9
X
X
X
X
X
X
0000h to FFFFh
0000h to FFFFh
00h to FFh
Setting Range
Setting Range
00h to FFh
Setting Range
b0
b0
b0
b8
b0
b8
X
Setting Range
X
X
X
X
X
(1)
(1)
15. DTC
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W

Related parts for R5F21324ANSP#U1