ST72F344K4T6 STMicroelectronics, ST72F344K4T6 Datasheet - Page 176

MCU 8BIT 16KB FLASH MEM 32-LQFP

ST72F344K4T6

Manufacturer Part Number
ST72F344K4T6
Description
MCU 8BIT 16KB FLASH MEM 32-LQFP
Manufacturer
STMicroelectronics
Series
ST7r
Datasheet

Specifications of ST72F344K4T6

Core Processor
ST7
Core Size
8-Bit
Speed
8MHz
Connectivity
I²C, LIN, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
24
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Eeprom Size
256 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-LQFP
Processor Series
ST72F3x
Core
ST7
Data Bus Width
8 bit
Data Ram Size
1 KB
Interface Type
I2C, SCI, SPI
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
34
Number Of Timers
2
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Development Tools By Supplier
ST72F34X-SK/RAIS, ST7MDT40-EMU3, STX-RLINK
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 8 Channel
For Use With
497-5046 - KIT TOOL FOR ST7/UPSD/STR7 MCU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-5611

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F344K4T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F344K4T6
Manufacturer:
ST
0
Part Number:
ST72F344K4T6TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F344K4T6TR
Manufacturer:
ST
0
On-chip peripherals
11.7.6
176/247
Figure 80. Random read (dummy write + stop + start + current address read)
Figure 81. Sequential read
Figure 82. Combined format for read
Legend: SA - Slave Address, BA - Byte Address, W: Write, R: Read
Low-power modes
Table 68.
Start
Wait
Halt
Active-halt
Mode
Start
Start
SA
No effect on I
I2C interrupts causes the device to exit from Wait mode.
I
In Halt mode, the I
The I
“exit from Halt mode” capability.
I
In Active halt mode, the I
bus. The I
with “exit from Active-halt mode” capability.
Mode description
2
2
C registers are frozen.
C registers are frozen.
SA
SA
2
C interface resumes operation when the MCU is woken up by an interrupt with
W
Ack
2
R
C interface resumes operation when the MCU is woken up by an interrupt
R
2
C interface.
Ack Data
Ack
BA
2
C interface is inactive and does not acknowledge data on the bus.
Doc ID 12321 Rev 5
Data
Ack
2
C interface is inactive and does not acknowledge data on the
Nack
Stop
Ack
Restart
Start
Data
Description
SA
SA
Ack
R Ack
R
Data Nack
Ack
Data
ST72344xx ST72345xx
Data
Nack
Nack
Stop
Stop
Stop

Related parts for ST72F344K4T6