MCF5407AI220 Freescale Semiconductor, MCF5407AI220 Datasheet - Page 509

• Manufacturer Part Number: MCF5407AI220
• Description: IC MPU 32B 220MHZ COLDF 208-FQFP
• Manufacturer: Freescale Semiconductor
• Series: MCF540xr

Specifications of MCF5407AI220

• Core Processor: Coldfire V4
• Core Size: 32-Bit
• Speed: 220MHz
• Connectivity: EBI/EMI, I²C, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 208-FQFP
• Maximum Clock Frequency: 220 MHz
• Operating Supply Voltage: 1.8 V, 3.3 V
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: 0 C
• Program Memory Size: 24KB
• Cpu Speed: 220MHz
• Embedded Interface Type: I2C, UART
• Digital Ic Case Style: FQFP
• No. Of Pins: 208
• Supply Voltage Range: 3.3V
• Rohs Compliant: Yes
• For Use With: M5407C3 - KIT EVAL FOR MCF5407 W/ETHERNET
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Similar to the MCF5307 functionality, the MCF5407 samples clock ratio encodings on the
lower data bits of the bus at reset to determine the CLKIN-to-PCLK ratio at which the
device runs. These bits are DIVIDE[1:0] on the MCF5307 and are multiplexed with data
bits D[1:0]. Because the MCF5407 offers more divide ratio combinations than the
MCF5307, three input bits, D[2:0]/DIVIDE[2:0], have been provided to offer more
programming options at reset. Also, note that only specific CLKIN ranges are allowed for
each divide ratio on the MCF5407.
Table A-5 shows the new encodings. Note that they differ from the MCF5307 DIVIDE[1:0]
encodings.
A.6.2 Timing Relationships
For both the MCF5307 and MCF5407, the user provides the clock input signal (CLKIN),
which is also used for on-chip peripherals, as shown in Figure A-3. This signal is also the
reference from which other clock frequencies are derived, including the bus clock output
signal (BCLKO), which on the MCF5407 is provided for compatibility with MCF5307
designs. BCLKO is generated by the PLL and MCF5307 designs should use BCLKO as the
bus timing reference for external devices; MCF5407 designs should use CLKIN. On the
MCF5407, the CLKIN frequency can be 1/3, 1/4, 1/5, or 1/6 of the PCLK. Furthermore,
depending on the MCF5307 configuration, the BCLKO-to-PCLK ratio may not be the same
as the CLKIN-to-PCLK ratio. For more details see Section 20.2, “Clock Timing
Specifications”.
On the MCF5407, the user-provided CLKIN should be used as the bus clock for the system.
DIVIDE[2:0]
CLKIN
Appendix A. Migrating from the ColdFire MCF5307 to the MCF5407
RSTI
Table A-5. Divide Ratio Encodings
D[2:0]/DIVIDE[2:0]
Figure A-3. PLL Module
00x–010
PLL
011
100
101
110
111
CLKIN (to on-chip peripherals)
BCLKO
PCLK (to core)
RSTO
Multiplier
Reserved
Reserved
3
4
5
6
Debug Module
(= PCLK/2)
PSTCLK
÷2
Timing Differences
A-7