MC9S08SH4CTG Freescale, MC9S08SH4CTG Datasheet - Page 82

MC9S08SH4CTG

Manufacturer Part Number
MC9S08SH4CTG
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S08SH4CTG

Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
40MHz
Interface Type
I2C/SCI/SPI
Total Internal Ram Size
256Byte
# I/os (max)
13
Number Of Timers - General Purpose
1
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
16
Package Type
TSSOP
Program Memory Type
Flash
Program Memory Size
4KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08SH4CTG
Manufacturer:
FREESCAL
Quantity:
96
Part Number:
MC9S08SH4CTG
Manufacturer:
Freescale
Quantity:
8 727
Chapter 6 Parallel Input/Output Control
6.6.1.4
6.6.1.5
82
PTASE[4:0]
PTADS[4:0]
Reserved
Reserved
Reset:
Reset:
Field
Field
4:0
4:0
5
5
W
W
R
R
Reserved Bits — These bits are unused on this MCU, writes have no affect and could read as 1s or 0s.
Output Slew Rate Enable for Port A Bits — Each of these control bits determines if the output slew rate control
is enabled for the associated PTA pin. For port A pins that are configured as inputs, these bits have no effect.
0 Output slew rate control disabled for port A bit n.
1 Output slew rate control enabled for port A bit n.
Reserved Bits — These bits are unused on this MCU, writes have no affect and could read as 1s or 0s.
Output Drive Strength Selection for Port A Bits — Each of these control bits selects between low and high
output drive for the associated PTA pin. For port A pins that are configured as inputs, these bits have no effect.
0 Low output drive strength selected for port A bit n.
1 High output drive strength selected for port A bit n.
Port A Slew Rate Enable Register (PTASE)
0
0
Port A Drive Strength Selection Register (PTADS)
0
0
7
7
Figure 6-7. Drive Strength Selection for Port A Register (PTADS)
Figure 6-6. Slew Rate Enable for Port A Register (PTASE)
0
0
0
0
6
6
Table 6-5. PTASE Register Field Descriptions
Table 6-6. PTADS Register Field Descriptions
MC9S08SH8 MCU Series Data Sheet, Rev. 3
R
R
0
0
5
5
PTADS4
PTASE4
0
0
4
4
Description
Description
PTADS3
PTASE3
3
0
3
0
PTASE2
PTADS2
0
0
2
2
PTASE1
PTADS1
Freescale Semiconductor
0
0
1
1
PTASE0
PTADS0
0
0
0
0

Related parts for MC9S08SH4CTG