HW-V5-ML550-UNI-G Xilinx Inc, HW-V5-ML550-UNI-G Datasheet - Page 67

EVALUATION PLATFORM VIRTEX-5

HW-V5-ML550-UNI-G

Manufacturer Part Number
HW-V5-ML550-UNI-G
Description
EVALUATION PLATFORM VIRTEX-5
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr
Type
FPGAr
Datasheet

Specifications of HW-V5-ML550-UNI-G

Contents
Development Platform, Power Supply, Loopback Board, CompactFlash Card, software and documentation
Silicon Manufacturer
Xilinx
Features
64M X 8 DDR SDRAM Memory, Six Samtec LVDS Connectors
Kit Contents
Board, Cable, PSU, CD, Docs
Silicon Family Name
Virtex-5
Silicon Core Number
XC5VLX50T-FFG1136
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
Virtex™-5 LXT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HW-V5-ML550-UNI-G
Manufacturer:
XILINX
0
Part Number:
HW-V5-ML550-UNI-G-J
Manufacturer:
XILINX
0
Table C-2: LCD Panel
ML550 Networking Interfaces Platform
UG202 (v1.4) April 18, 2008
DB3 DB2 DB1 DB0 Data
0
0
0
0
0
0
R
0
1
Controller – Operation
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
DB0
DB1
DB2
DB3
DB4
DB5
DB6
DB7
The pixels for the LCD panel are stored in the controller data RAM. This RAM is a 65-row
by 132-column array. Each display pixel is represented by a single bit in the RAM array.
The interface to the RAM array goes through the 8-bit (DB0 – DB7) LCD interface.
Therefore, the 65-bit rows are split into eight pages of eight lines. The ninth page is a single
line page (DB0 only).
Interface designs can read from or write to the RAM array.
The display page is changed through the 4-bit page address register.
The column address (line address) is set with a two-byte register access. The line address
corresponds to the first line that is going to be displayed on the LCD panel. This address is
located in a 6-bit address register.
The RAM array is configured such that there are two characters per row (page), where each
character pair uses eight rows of the display panel.
address lines, ADC control, and LCD outputs (segments).
www.xilinx.com
Page 0
Page 1
Table C-2
Hardware Schematic Diagram
shows the input data bytes,
Address
Line
0AH
0CH
0DH
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H
0BH
0EH
0FH
67

Related parts for HW-V5-ML550-UNI-G