C8051F996DK Silicon Laboratories Inc, C8051F996DK Datasheet - Page 75

KIT DEV FOR C8051F996

C8051F996DK

Manufacturer Part Number
C8051F996DK
Description
KIT DEV FOR C8051F996
Manufacturer
Silicon Laboratories Inc
Type
MCUr
Datasheets

Specifications of C8051F996DK

Contents
Board, Batteries, Cables, CDs, Debug Adapter, Documentation, Power Adapter
Processor To Be Evaluated
C8051F996
Processor Series
C8051F98x
Interface Type
USB
Operating Supply Voltage
3 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
C8051F996
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
336-1963
SFR Definition 5.4. ADC0PWR: ADC0 Burst Mode Power-Up Time
SFR Page = All; SFR Address = 0xBB
Name
Reset
Bit
Type
6:4
3:0
7
Bit
AD0PWR[3:0] ADC0 Burst Mode Power-Up Time.
AD0LPM
AD0LPM
Unused
Name
R/W
7
0
ADC0 Low Power Mode Enable.
Enables Low Power Mode Operation.
0: Low Power Mode disabled.
1: Low Power Mode enabled.
Read = 0000b; Write = Don’t Care.
Sets the time delay required for ADC0 to power up from a low power state.
For BURSTEN = 0:
For BURSTEN = 1 and AD0EN = 1:
all conversions are complete.
Conversions can begin immediately following the start-of-conversion signal.
For BURSTEN = 1 and AD0EN = 0:
Conversions can begin a programmed delay after the start-of-conversion signal.
The ADC0 Burst Mode Power-Up time is programmed according to the following
equation:
Note: Setting AD0PWR to 0x04 provides a typical tracking time of 2 us for the first sample
R
6
0
or
AD0PWR
Tstartup
taken after the start of conversion.
R
5
0
=
=
ADC0 power state controlled by AD0EN.
ADC0 remains enabled and does not enter a low power state after
ADC0 enters a low power state after all conversions are complete. 
Tstartup
---------------------- 1
AD0PWR
400ns
Rev. 1.0
R
4
0
+
1
C8051F99x-C8051F98x
400ns
Function
3
1
AD0PWR[3:0]
2
1
R/W
1
1
0
1
75

Related parts for C8051F996DK