S25FL128SAGMFI011 Spansion, S25FL128SAGMFI011 Datasheet - Page 28
S25FL128SAGMFI011
Manufacturer Part Number
S25FL128SAGMFI011
Description
Flash 128Mb 3V 133MHz Serial NOR Flash
Manufacturer
Spansion
Datasheet
1.S25FL128SAGNFI001.pdf
(153 pages)
Specifications of S25FL128SAGMFI011
Rohs
yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S25FL128SAGMFI011
Manufacturer:
SPANSION
Quantity:
20 000
- Current page: 28 of 153
- Download datasheet (6Mb)
28
4.3.3
4.3.4
4.3.5
4.3.6
4.3.7
Power-On (Cold) Reset
Hardware (Warm) Reset
Interface Standby
Instruction Cycle
Hold
When the core voltage supply remains at or below the V
(Minimum)
t
device transitions to the Interface Standby state and can accept commands. For additional information on
POR see
Some of the device package options provide a RESET# input. When RESET# is driven low for t
device starts the hardware reset process. The process continues for t
and the reset hold time following the rise of RESET# (t
and can accept commands. For additional information on hardware reset see
Reset on page
When CS# is high the SPI interface is in standby state. Inputs other than RESET# are ignored. The interface
waits for the beginning of a new command. The next interface state is Instruction Cycle when CS# goes low
to begin a new command.
While in interface standby state the memory device draws standby current (I
in progress. If an embedded algorithm is in progress, the related current is drawn until the end of the
algorithm when the entire device returns to standby current draw.
When the host drives the MSB of an instruction and CS# goes low, on the next rising edge of SCK the device
captures the MSB of the instruction that begins the new command. On each following rising edge of SCK the
device captures the next lower significance bit of the 8-bit instruction. The host keeps RESET# high, CS# low,
HOLD# high, and drives Write Protect (WP#) signal as needed for the instruction. However, WP# is only
relevant during instruction cycles of a WRR command and is otherwise ignored.
Each instruction selects the address space that is operated on and the transfer format used during the
remainder of the command. The transfer format may be Single, Dual output, Quad output, Dual I/O, Quad I/O,
DDR Single I/O, DDR Dual I/O, or DDR Quad I/O. The expected next interface state depends on the
instruction received.
Some commands are stand alone, needing no address or data transfer to or from the memory. The host
returns CS# high after the rising edge of SCK for the eighth bit of the instruction in such commands. The next
interface state in this case is Interface Standby.
When Quad mode is not enabled (CR[1]=0) the HOLD# / IO3 signal is used as the HOLD# input. The host
keeps RESET# high, HOLD# low, SCK may be at a valid level or continue toggling, and CS# is low. When
HOLD# is low a command is paused, as though SCK were held low. SI / IO0 and SO / IO1 ignore the input
level when acting as inputs and are high impedance when acting as outputs during hold state. Whether these
signals are input or output depends on the command and the point in the command sequence when HOLD#
is asserted low.
When HOLD# returns high the next state is the same state the interface was in just before HOLD# was
asserted low.
When Quad mode is enabled the HOLD# / IO3 signal is used as IO3.
During DDR commands the HOLD# and WP# inputs are ignored.
PU
the device does not react to external input signals nor drive any outputs. Following the end of t
the device will begin its Power On Reset (POR) process. POR continues until the end of t
Power-On (Cold) Reset on page
38.
S25FL128S and S25FL256S
38.
D a t a
RH
S h e e t
CC
) the device transitions to the Interface Standby state
(low) voltage for t
RPH
S25FL128S_256S_00_05 July 12, 2012
time. Following the end of both t
SB
POR followed by Hardware
) if no embedded algorithm is
PD
time, then rises to V
RP
PU
PU
time the
. During
the
CC
RPH
Related parts for S25FL128SAGMFI011
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
TS 48/CIVIL/1-BIT ECC, X8 I/O AND 3V VCC SPANSION SLC NAND
Manufacturer:
SPANSION
Datasheet:
Part Number:
Description:
TS 48/CIVIL/1-BIT ECC, X8 I/O AND 3V VCC SPANSION SLC NAND
Manufacturer:
SPANSION
Datasheet:
Part Number:
Description:
Manufacturer:
SPANSION
Datasheet:
Part Number:
Description:
Manufacturer:
SPANSION
Datasheet:
Part Number:
Description:
Manufacturer:
SPANSION
Datasheet:
Part Number:
Description:
MBM29F400TC-70PFTNSPANSION [FLASH MEMORY CMOS 4M (512K x 8/256K x 16) BIT]
Manufacturer:
SPANSION
Datasheet:
Part Number:
Description:
AM29F010B70JI1 Megabit (128 K x 8-bit) CMOS 5.0 Volt-only, Uniform Sector Flash Memory
Manufacturer:
SPANSION
Datasheet:
Part Number:
Description:
S29AL016D70BAI02016 MEGABIT CMOS 3.0 VOLT ONLY BOOT SECTOR FLASH MEMORY
Manufacturer:
SPANSION
Datasheet:
Part Number:
Description:
S29AL016M90FAI01016 MEGABIT (2M X 8 BIT / I M X 16 BIT) 3.0 VOLT ONLY BOOT SECTOR FLASH MEMORY
Manufacturer:
SPANSION
Datasheet:
Part Number:
Description:
S29AL016M90FAI02016 MEGABIT (2M X 8 BIT / I M X 16 BIT) 3.0 VOLT ONLY BOOT SECTOR FLASH MEMORY
Manufacturer:
SPANSION
Datasheet:
Part Number:
Description:
Manufacturer:
SPANSION
Datasheet:
Part Number:
Description:
Manufacturer:
SPANSION
Datasheet:
Part Number:
Description:
Manufacturer:
SPANSION
Datasheet:
Part Number:
Description:
Manufacturer:
SPANSION
Datasheet:
Part Number:
Description:
Manufacturer:
SPANSION
Datasheet: