HD6432670 Hitachi, HD6432670 Datasheet - Page 345

• Manufacturer Part Number: HD6432670
• Description: (HD64F267x Series) 16-Bit Microcomputer
• Manufacturer: Hitachi

7.5.7
In block transfer mode, data transfer is performed with channels A and B used in combination.
Block transfer mode can be specified by setting the FAE bit in DMABCRH and the BLKE bit in
DMACRA to 1. In block transfer mode, a data transfer of the specified block size is carried out in
response to a single transfer request, and this is executed for the number of times specified in
Set transfer source and
Set number of transfers
Normal mode setting
transfer destination
Block Transfer Mode
Read DMABCRL
Set DMABCRH
Set DMABCRL
Normal mode
Set DMACR
addresses
Figure 7.12 Example of Normal Mode Setting Procedure
[1]
[2]
[3]
[4]
[5]
[6]
[1] Set each bit in DMABCRH.
[2] Set the transfer source address in MARA, and
[3] Set the number of transfers in ETCRA.
[4] Set each bit in DMACRA and DMACRB.
[5] Read DTE = 0 and DTME = 0 in DMABCRL.
[6] Set each bit in DMABCRL.
• Set the FAE bit to 1 to select full address
• Specify enabling or disabling of internal
the transfer destination address in MARB.
• Set the transfer data size with the DTSZ bit.
• Specify whether MARA is to be incremented,
• Clear the BLKE bit to 0 to select normal
• Specify whether MARB is to be incremented,
• Select the activation source with bits DTF3 to
• Specify enabling or disabling of transfer end
• Set both the DTME bit and the DTE bit to 1 to
mode.
interrupt clearing with the DTA bit.
decremented, or fixed, with the SAID and
SAIDE bits.
mode.
decremented, or fixed, with the DAID and
DAIDE bits.
DTF0.
interrupts with the DTIE bit.
enable transfer.
Rev. 2.0, 04/02, page 299 of 906