HD6417034B RENESAS [Renesas Technology Corp], HD6417034B Datasheet - Page 44

• Manufacturer Part Number: HD6417034B
• Description: 32-Bit RISC Microcomputer
• Manufacturer: RENESAS [Renesas Technology Corp]

Section 2 CPU
2.1.2
Control registers consist of the 32-bit status register (SR), global base register (GBR), and vector
base register (VBR). The status register indicates processing states. The global base register
functions as a base address for the indirect GBR addressing mode to transfer data to the registers
of on-chip supporting modules. The vector base register functions as the base address of the
exception vector area including interrupts.
Rev. 7.00 Jan 31, 2006 page 18 of 658
REJ09B0272-0700
SR
31
31
31
Control Registers
M Q I3 I2 I1 I0
9 8 7 6 5 4 3 2 1 0
GBR
VBR
Figure 2.2 Control Registers
S T
0
0
SR: Status register
T bit: The MOVT, CMP, TAS, TST,
S bit: Used by the MAC instruction.
Reserved bits. These bits always read 0.
The write value should always be 0.
Bits I3–I0: Interrupt mask bits.
M and Q bits: Used by the DIV0U, DIV0S,
Global base register (GBR):
Indicates the base address in indirect
GBR addressing mode. The indirect GBR
addressing mode is used to transfer data
to the on-chip supporting module register
area, etc.
Vector base register (VBR):
Stores the base address of the exception
vector area.
BT, BF, SETT, and CLRT instructions
use the T bit to indicate true (1) or
false (0). The ADDV, ADDC, SUBV,
SUBC, DIV0U, DIV0S, DIV1, NEGC,
SHAR, SHAL, SHLR, SHLL, ROTR,
ROTL, ROTCR and ROTCL
instructions also use the T bit to indicate
carry/borrow or overflow/underflow
and DIV1 instructions.