PEB2256E INFINEON [Infineon Technologies AG], PEB2256E Datasheet - Page 437

• Manufacturer Part Number: PEB2256E
• Description: E1/T1/J1 Framer and Line Interface Component for Long and Short Haul Applications
• Manufacturer: INFINEON [Infineon Technologies AG]

RDO3
ALLS3
XDU3
RPF3
Global Interrupt Status Register (Read)
Value after reset: 00
GIS
This status register points to pending interrupts sourced by ISR(5:0).
Data Sheet
7
Receive Data Overflow - HDLC Channel 3
This interrupt status indicates that the CPU did not respond fast
enough to an RPF3 or RME3 interrupt and that data in RFIFO3 has
been lost. Even when this interrupt status is generated, the frame
continues to be received when space in the RFIFO3 is available
again.
Note: Whereas the bit RSIS3.RDO3 in the frame status byte
All Sent - HDLC Channel 3
This bit is set if the last bit of the current frame has been sent
completely and XFIFO3 is empty. This bit is valid in HDLC mode only.
Transmit Data Underrun - HDLC Channel 3
Transmitted frame was terminated with an abort sequence because
no data was available for transmission in XFIFO3 and no XME3 was
issued.
Note: Transmitter and XFIFO3 are reset and deactivated if this
Receive Pool Full - HDLC Channel 3
32 bytes of a frame have arrived in the receive FIFO3. The frame is
not yet completely received.
H
indicates whether an overflow occurred when receiving the
frame currently accessed in the RFIFO3, the ISR5.RDO3
interrupt status is generated as soon as an overflow occurs
and does not necessarily pertain to the frame currently
accessed by the processor.
condition occurs. They are reactivated not before this interrupt
status register has been read. Thus, XDU3 should not be
masked via register IMR5.
ISR5
ISR4
437
ISR3
ISR2
ISR1
T1/J1 Registers
FALC56 V1.2
ISR0
0
PEB 2256
2002-08-27
(6E)