MT57W1MH18C Micron Semiconductor Products, Inc., MT57W1MH18C Datasheet - Page 25

no-image

MT57W1MH18C

Manufacturer Part Number
MT57W1MH18C
Description
18Mb Ddrii SRAM, 1.8V Vdd, Hstl, 2-Word Burst,
Manufacturer
Micron Semiconductor Products, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT57W1MH18CF-4
Manufacturer:
MICRON/美光
Quantity:
20 000
Table 16: Identification Register Definitions
Table 17: Scan Register Size
Table 18: Instruction Codes
18Mb: 2 Meg x 8, 1 Meg x 18, 512K x 36, 1.8V V
MT57W1MH18C_H.fm – Rev. H, Pub. 3/03
INSTRUCTION FIELD
REGISTER NAME
INSTRUCTION
REVISION NUMBER
(31:29)
DEVICE ID
(28:12)
MICRON JEDEC ID
CODE (11:1)
ID Register Presence
Indicator (0)
Instruction
Bypass
ID
Boundary Scan
EXTEST
IDCODE
SAMPLE Z
RESERVED
SAMPLE/
PRELOAD
RESERVED
RESERVED
BYPASS
CODE
000
001
010
011
100
101
110
111
DD
, HSTL, DDR SIO SRAM
DESCRIPTION
Captures I/O ring contents. Places the boundary scan register between TDI and TDO. This
instruction is not 1149.1-compliant.
Loads the ID register with the vendor ID code and places the register between TDI and TDO.
This operation does not affect SRAM operations.
Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces
all SRAM output drivers to a High-Z state.
Do Not Use: This instruction is reserved for future use.
Captures I/O ring contents. Places the boundary scan register between TDI and TDO. This
instruction does not implement 1149.1 preload function and is therefore not 1149.1-
compliant.
Do Not Use: This instruction is reserved for future use.
Do Not Use: This instruction is reserved for future use.
Places the bypass register between TDI and TDO. This operation does not affect
SRAM operations.
00def0wx0t0q0b0s0
BIT SIZE
ALL DEVICES
00000101100
107
32
3
1
000
1
25
DESCRIPTION
Revision number.
def = 010 for 36Mb density
def = 001 for 18Mb density
wx = 11 for x36 width
wx = 10 for x18 width
wx = 01 for x8 width
t = 1 for DLL version
t = 0 for non-DLL version
q = 1 for QDR
q = 0 for DDR
b = 1 for 4-word burst
b = 0 for 2-word burst
s = 1 for separate I/O
s = 0 for common I/O
Allows unique identification of SRAM vendor.
Indicates the presence of an ID register.
2 MEG
1.8V V
Micron Technology, Inc., reserves the right to change products or specifications without notice.
X
8, 1 MEG
DD
, HSTL, DDR SIO SRAM
X
18, 512K
©2003 Micron Technology, Inc.
X
36

Related parts for MT57W1MH18C