MC68376BAMFT20 Freescale Semiconductor, MC68376BAMFT20 Datasheet - Page 50

• Manufacturer Part Number: MC68376BAMFT20
• Manufacturer: Freescale Semiconductor

Specifications of MC68376BAMFT20

• Cpu Family: 68K/M683xx
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 20MHz
• Interface Type: QSPI/SCI
• Program Memory Type: ROM
• Program Memory Size: 8KB
• Total Internal Ram Size: 7.5KB
• # I/os (max): 18
• Number Of Timers - General Purpose: 2
• Operating Supply Voltage (typ): 5V
• Operating Supply Voltage (max): 5.25V
• Operating Supply Voltage (min): 4.75V
• On-chip Adc: 16-chx10-bit
• Instruction Set Architecture: RISC
• Operating Temp Range: -40C to 125C
• Operating Temperature Classification: Automotive
• Mounting: Surface Mount
• Pin Count: 160
• Package Type: PQFP
• Lead Free Status / Rohs Status: Not Compliant

3-16
MOTOROLA
$000000
$7FF000
$FFF000
$FFFFFF
NOTES:
4. SOME INTERNAL REGISTERS ARE NOT AVAILABLE IN USER SPACE.
1. LOCATION OF THE EXCEPTION VECTOR TABLE IS DETERMINED BY THE VECTOR BASE REGISTER. THE VECTOR ADDRESS IS THE CONCATENATION OF THE UPPER 22 BITS
2. LOCATION OF THE MODULE CONTROL REGISTERS IS DETERMINED BY THE STATE OF THE MODULE MAPPING (MM) BIT IN THE SIM CONFIGURATION REGISTER. Y = M111 WHERE
3. SOME UNUSED ADDRESSES WITHIN THE INTERNAL REGISTER BLOCK ARE MAPPED EXTERNALLY. REFER TO THE APPROPRIATE MODULE REFERENCE MANUAL FOR INFORMATION
OF THE VBR WITH THE 8-BIT VECTOR NUMBER OF THE INTERRUPTING MODULE. THE RESULT IS LEFT JUSTIFIED TO FORCE LONG WORD ALIGNMENT.
M IS THE STATE OF THE MM BIT.
ON MAPPING OF UNUSED ADDRESSES WITHIN INTERNAL REGISTER BLOCKS.
INTERNAL REGISTERS
INTERNAL REGISTERS
SUPERVISOR
SPACE
Figure 3-6 Separate Supervisor and User Space Map
0080–00BC
00C0–00EB
00EC–00FC
0100–03FC
0040–005C
VECTOR
OFFSET
000C
001C
002C
003C
006C
006C
007C
0000
0004
0008
0010
0014
0018
0020
0024
0028
0030
0034
0038
0064
0068
0070
0074
0078
VECTOR
NUMBER
64–255
16–23
32–47
48–58
59–63
10
11
12
13
14
15
24
25
26
27
28
29
30
31
0
1
2
3
4
5
6
7
8
9
MRM CONTROL
(RESERVED COPROCESSOR PROTOCOL VIOLATION)
TPURAM CTL
FORMAT ERROR AND UNINITIALIZED INTERRUPT
FORMAT ERROR AND UNINITIALIZED INTERRUPT
(MC68376)
(MC68376)
SRAM CTL
TouCAN
QADC
CTM4
QSM
TPU
SIM
TAP INSTRUCTION VECTORS (0–15)
LEVEL 1 INTERRUPT AUTOVECTOR
LEVEL 2 INTERRUPT AUTOVECTOR
LEVEL 3 INTERRUPT AUTOVECTOR
LEVEL 4 INTERRUPT AUTOVECTOR
LEVEL 5 INTERRUPT AUTOVECTOR
LEVEL 6 INTERRUPT AUTOVECTOR
LEVEL 7 INTERRUPT AUTOVECTOR
RESET — INITIAL STACK POINTER
TRAPcc, TRAPV INSTRUCTIONS
OVERVIEW
(RESERVED, COPROCESSOR)
(UNASSIGNED, RESERVED)
(UNASSIGNED, RESERVED)
CHK, CHK2 INSTRUCTIONS
HARDWARE BREAKPOINT
USER-DEFINED VECTORS
SPURIOUS INTERRUPT
ILLEGAL INSTRUCTION
PRIVILEGE VIOLATION
LINE 1010 EMULATOR
LINE 1111 EMULATOR
RESET — INITIAL PC
ADDRESS ERROR
ZERO DIVISION
EXCEPTION
BUS ERROR
TYPE OF
TRACE
$YFF000
$YFF080
$YFF200
$YFF400
$YFF500
$YFF820
$YFF83F
$YFFA00
$YFFA80
$YFFB00
$YFFB40
$YFFB48
$YFFC00
$YFFE00
$YFFFFF
$XX0000
$XX03FC
INTERNAL REGISTERS
INTERNAL REGISTERS
SPACE
USER
USER’S MANUAL
MC68336/376
336/376 S/U SEP MAP
$000000
$7FF000
$FFF000
$FFFFFF
4
4