W83627DHG Nuvoton Technology Corporation of America, W83627DHG Datasheet - Page 208
![no-image](/images/manufacturer_photos/0/4/485/nuvoton_technology_corporation_of_america_sml.jpg)
W83627DHG
Manufacturer Part Number
W83627DHG
Description
IC I/O CONTROLLER 128-QFP
Manufacturer
Nuvoton Technology Corporation of America
Datasheet
1.W83627DHG.pdf
(268 pages)
Specifications of W83627DHG
Applications
PC's, PDA's
Interface
LPC
Voltage - Supply
3.3V
Package / Case
128-XFQFN
Mounting Type
Surface Mount
Pin Count
128
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
W83627DHG
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
W83627DHG
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W83627DHG-A
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W83627DHG-AC
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W83627DHG-C
Manufacturer:
Winbond
Quantity:
1 000
Company:
Part Number:
W83627DHG-P
Manufacturer:
Winbond
Quantity:
1 000
Company:
Part Number:
W83627DHG-P
Manufacturer:
IDT
Quantity:
165
Part Number:
W83627DHG-P
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W83627DHG-PT
Manufacturer:
NUVOTON
Quantity:
20 000
20.9 Logical Device 8 (WDTO# & PLED)
CR 30h. (Default 00h)
CR F5h. (WDTO#, PLED and KBC P20 Control Mode Register; Default 00h)
7~1
7~6
BIT
BIT
0
5
4
3
2
1
0
Reserved.
Reserved.
Reserved.
READ / WRITE
READ / WRITE
R / W
R / W
R / W
R / W
R / W
R / W
0: WDTO# and PLED are inactive.
Select Power LED mode.
00: Power LED pin is driven high.
01: Power LED pin is driven low.
10: Power LED pin outputs 1Hz pulse with 50% duty cycle.
11: Power LED pin outputs 0.25Hz pulse with 50% duty cycle.
WDTO# count mode is 1000 times faster.
0: Disable.
1: Enable.
(If bit-3 is in Second Mode, the count mode is 1/1000 sec.)
(If bit-3 is in Minute Mode, the count mode is 1/1000 min.)
Select WDTO# count mode.
0: Second Mode.
1: Minute Mode.
Enable the rising edge of a KBC reset (P20) to issue a time-out event.
0: Disable.
1: Enable.
Disable / Enable the WDTO# output low pulse to the KBRST# pin (PIN60)
0: Disable.
1: Enable.
-196-
DESCRIPTION
DESCRIPTION
1: Activate WDTO# and PLED.
Publication Release Date: Aug, 22, 2007
W83627DHG
Version 1.4