DS33R41+ Maxim Integrated Products, DS33R41+ Datasheet - Page 152

IC TXRX ETHERNET MAP 400-BGA

DS33R41+

Manufacturer Part Number
DS33R41+
Description
IC TXRX ETHERNET MAP 400-BGA
Manufacturer
Maxim Integrated Products
Type
Transceiverr
Datasheet

Specifications of DS33R41+

Number Of Drivers/receivers
4/4
Protocol
T1/E1/J1
Voltage - Supply
3.14 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
400-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 7 to 0: X86 Transmit Receive Control (TRSAPIL7 to TRSAPIL0). This is the address field for the X.86
transmitter and expected value for the receiver. The register is reset to 0x01
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bit 7: Committed Information Rate Enable (CIRE). Set this bit to 1 to enable the Committed Information Rate
Controller feature.
Bits 6 to 0: Committed Information Rate (CIR6 to CIR0). These bits provide the value for the committed
information rate. The value is multiplied by 500kbps to get the CIR value. The user must ensure that the CIR value
is less than or equal to the maximum Serial Interface transmit rate. The valid range is from 1 to 104. Any values
outside this range will result in unpredictable behavior. Note that a value of 104 translates to a 52Mbps line rate.
Hence if the CIR is above the line rate, the rate is not restricted by the CIR. For instance, if using a T1 line and the
CIR is programmed with a value of 104, it has no effect in restricting the rate.
TRSAPIL7
CIRE
7
0
7
0
TRSAPIL6
CIR6
6
0
6
0
LI.TRX86SAPIL
Transmit Receive X.86 SAPIL
0DCh
LI.CIR
Committed Information Rate
0DDh
TRSAPIL5
CIR5
5
0
5
0
TRSAPIL4
152 of 335
CIR4
0
0
4
4
TRSAPIL3
CIR3
3
0
3
0
TRSAPIL2
CIR2
2
0
2
0
TRSAPIL1
CIR1
1
0
1
0
TRSAPIL0
CIR0
0
1
0
1

Related parts for DS33R41+