EP4SGX290KF40C3N Altera, EP4SGX290KF40C3N Datasheet - Page 605

• Manufacturer Part Number: EP4SGX290KF40C3N
• Description: IC STRATIX IV GX 290K 1517FBGA
• Manufacturer: Altera
• Series: Stratix® IV GXr

Specifications of EP4SGX290KF40C3N

• Number Of Logic Elements/cells: 291200
• Number Of Labs/clbs: 11648
• Total Ram Bits: 17248
• Number Of I /o: 744
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1517-FBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -
• Other names: 544-2624

Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
Figure 1–127. Receiver Input Lane Skew in XAUI Mode
February 2011 Altera Corporation
Lane 0
Lane 2
K
Lane 3
Lane 1
Receiver synchronization is indicated on the rx_syncstatus port of each channel. A
high on the rx_syncstatus port indicates that the lane is synchronized; a low on the
rx_syncstatus port indicates that it has fallen out of synchronization. The receiver
loses synchronization when it detects four invalid code groups separated by less than
four valid code groups or when it is reset.
Deskew FIFO
Code groups received across four lanes in a XAUI link can be misaligned with respect
to one another because of skew in the physical medium or differences between the
independent clock recoveries per lane. The XAUI protocol allows a maximum skew of
40 UI (12.8 ns) as seen at the receiver of the four lanes.
The XAUI protocol requires the physical layer device to implement a deskew circuitry
to align all four channels. To enable the deskew circuitry at the receiver to align the
four channels, the transmitter sends a /A/ (/K28.3/) code group simultaneously on
all four channels during inter-packet gap. The skew introduced in the physical
medium and the receiver channels can be /A/ code groups to be received misaligned
with respect to each other.
The deskew operation is performed by the deskew FIFO in XAUI functional mode.
The deskew FIFO in each channel receives data from its word aligner. The deskew
operation begins only after link synchronization is achieved on all four channels as
indicated by a high on the rx_syncstatus signal from the word aligner in each
channel. Until the first /A/ code group is received, the deskew FIFO read and write
pointers in each channel are not incremented. After the first /A/ code group is
received, the write pointer starts incrementing for each word received but the read
pointer is frozen. If the /A/ code group is received on each of the four channels
within 10 recovered clock cycles of each other, the read pointer of all four deskew
FIFOs is released simultaneously, aligning all four channels.
Figure 1–127
/A/ code group to align the channels.
Lane 0
Lane 1
Lane 2
Lane 3
K
K
R
K
K
K
K
K
K
K
R
A
K
K
shows lane skew at the receiver input and how the deskew FIFO uses the
K
K
K
K
R
K
R
A
R
R
R
R
R
A
A
K
A
A
A
A
K
K
R
R
K
K
K
K
R
K
R
R
R
R
R
R
K
R
K
R
R
R
R
R
K
K
R
K
K
K
K
K
R
K
K
K
K
K
K
K
Stratix IV Device Handbook Volume 2: Transceivers
R
R
R
K
R
R
R
R
R
K
K
K
K
K
K
R
R
R
R
R
R
Lane Skew at
Receiver Input
Lanes are
Deskewed by
Lining up
the "Align"/A/,
Code Groups
1–161