LAN89218AQ Standard Microsystems (SMSC), LAN89218AQ Datasheet - Page 87

no-image

LAN89218AQ

Manufacturer Part Number
LAN89218AQ
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN89218AQ

Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN89218AQ
Manufacturer:
RECOM
Quantity:
1 000
Part Number:
LAN89218AQ
Manufacturer:
SMSC
Quantity:
135
Part Number:
LAN89218AQ-B
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
LAN89218AQR-B
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
High Performance Single-Chip 10/100 Ethernet Controller for Automotive Applications
Datasheet
SMSC LAN89218
5.3.3
30:26
BITS
31
25
24
23
22
21
20
19
18
17
16
15
14
Software Interrupt (SW_INT). This interrupt is generated when the
SW_INT_EN bit is set high. Writing a one clears this interrupt.
Reserved
TX Stopped (TXSTOP_INT). This interrupt is issued when STOP_TX bit
in TX_CFG is set, and the transmitter is halted.
RX Stopped (RXSTOP_INT).
halted.
RX Dropped Frame Counter Halfway (RXDFH_INT). This interrupt is
issued when the RX Dropped Frames Counter counts past its halfway
point (7FFFFFFFh to 80000000h).
Reserved
TX IOC Interrupt (TX_IOC). When a buffer with the IOC flag set has
finished being loaded into the TX FIFO, this interrupt is generated.
RX DMA Interrupt (RXD_INT). This interrupt is issued when the amount
of data programmed in the RX DMA Count (RX_DMA_CNT) field of the
RX_CFG register has been transferred out of the RX FIFO.
GP Timer (GPT_INT). This interrupt is issued when the General Purpose
timer wraps past zero to FFFFh.
PHY (PHY_INT). Indicates a PHY Interrupt event.
Power Management Event Interrupt (PME_INT). This interrupt is issued
when a Power Management Event is detected as configured in the
PMT_CTRL register. This interrupt functions independent of the PME
signal, and will still function if the PME signal is disabled. Writing a '1'
clears this bit regardless of the state of the PME hardware signal.
Notes:
TX Status FIFO Overflow (TXSO).
FIFO overflows.
Receive Watchdog Time-out (RWT).
packet larger than 2048 bytes has been received.
Receiver Error (RXE).
error. Please refer to
description of the conditions that will cause an RXE.
INT_STS—Interrupt Status Register
This register contains the current status of the generated interrupts. Writing a 1 to the corresponding
bits acknowledges and clears the interrupt.
Detection of a Power Management Event, and assertion of the PME
signal will not wakeup the LAN89218. The LAN89218 will only wake up
when it detects a host write cycle of any data to the BYTE_TEST
register.
The Interrupt Deassertion interval does not apply to the PME interrupt.
Offset:
Section 3.13.5, "Receiver Errors," on page 71
Indicates that the receiver has encountered an
DESCRIPTION
T
his interrupt is issued when the receiver is
58h
DATASHEET
Generated when the TX Status
Interrupt is generated when a
87
Size:
for a
32 bits
TYPE
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
RO
RO
RO
Revision 1.3 (02-23-10)
DEFAULT
0
0
0
0
0
0
0
0
0
0
0
0
0
-

Related parts for LAN89218AQ