LAN9420I-NU Standard Microsystems (SMSC), LAN9420I-NU Datasheet - Page 80

no-image

LAN9420I-NU

Manufacturer Part Number
LAN9420I-NU
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN9420I-NU

Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
128
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9420I-NU
Manufacturer:
Standard
Quantity:
368
Part Number:
LAN9420I-NU
Manufacturer:
SMSC
Quantity:
7 468
Part Number:
LAN9420I-NU
Manufacturer:
Microchip Technology
Quantity:
10 000
Revision 1.4 (12-17-08)
3.7.5.1
3.7.6
MAC Wakeup
PHY Interrupt
Event
CONDITION
T5 (D3RST)
T10, T11
T1, T3
T9
T6
Note 3.10 PHY register bits designated as NASR are not initialized by setting the
Note 3.11 PHY reset conditions and mode settings are discussed in
PHY Resets
In addition to the PHY_RST, PHY_SRST and PCInRST noted in
on specific state transitions depending on the state of the VAUXDET signal and
(PME_EN)
leave the PHY in normal operating mode (all-capable with auto-negotiation enabled) or in the General
Power-Down mode. Specific PHY reset conditions and the state of the PHY following reset, are
detailed in
3.7.4, "Power States," on page
Detecting Power Management Events
LAN9420/LAN9420i supports the ability to generate PCI wake events using nPME on detection of a
Magic Packet, Wakeup Frame or Ethernet link status change (energy detect). A simplified diagram of
the wake event detection logic is shown in
(PMT_CTRL Register)
(PMT_CTRL Register)
(PMT_CTRL Register)
(PMT_CTRL Register)
Table 3.23
bit in the
in the PHY’s
on page 80
WUPS[1]
WUPS[0]
WOL_EN
ED_EN
RW
RW
Figure 3.29 Wake Event Detection Block Diagram
VAUXDET
PCI Power Management Control and Status Register
below. The state transitions noted in this table refer to those specified in
X
X
0
1
1
Basic Control
75.
Table 3.23 PHY Resets
Single-Chip Ethernet Controller with HP Auto-MDIX Support and PCI Interface
DATASHEET
Register.
80
Figure
PME_EN
(PCI_PMCSR Register)
(PCI_PMCSR Register)
X
X
0
0
0
PME_STATUS
3.29.
PME_EN
RW
Table
3.22, the PHY may also be reset
Section 3.7.5.1, "PHY Resets,"
General Power-Down
General Power-Down
General Power-Down
(PCI_PMCSR). Resets may
SMSC LAN9420/LAN9420i
Normal
Normal
MODE
PHY Soft Reset
(Interrupt Controller)
(PCI Bus)
PME Enable
WAKE_INT
nPME
Datasheet
Section
bit

Related parts for LAN9420I-NU