OM13005,598 NXP Semiconductors, OM13005,598 Datasheet - Page 305

• Manufacturer Part Number: OM13005,598
• Description: BOARD EVAL EM773 METER US PLUG
• Manufacturer: NXP Semiconductors
• Type: Other Power Managementr

Specifications of OM13005,598

• Design Resources: Plug Meter Schematics, Gerber Files USB Dongle Schematics, Gerber Files
• Main Purpose: Power Management, Energy/Power Meter
• Embedded: Yes, MCU, 32-Bit
• Utilized Ic / Part: EM773FHN33,551
• Interface Type: USB
• Maximum Operating Temperature: + 150 C
• Operating Supply Voltage: 1.8 V to 3.6 V
• Product: Power Management Development Tools
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Primary Attributes: -
• Secondary Attributes: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• For Use With/related Products: EM773, OL2381
• Other names: 568-6680

NXP Semiconductors
10.12.8.9 State: 0xA0 . . . . . . . . . . . . . . . . . . . . . . . . . . 138
10.12.9
10.12.9.1 State: 0xA8 . . . . . . . . . . . . . . . . . . . . . . . . . . 138
10.12.9.2 State: 0xB0 . . . . . . . . . . . . . . . . . . . . . . . . . . 138
Chapter 11: EM773 SPI0 with SSP
11.1
11.2
11.3
11.4
11.5
11.6
11.7
11.7.1
11.7.2
11.7.3
11.7.4
11.7.5
11.7.6
11.7.7
Chapter 12: EM773 16-bit counter/timer (CT16B0)
12.1
12.2
12.3
12.4
12.5
12.6
12.7
12.8
12.8.1
12.8.2
12.8.3
12.8.4
Chapter 13: EM773 32-bit counter/timers (CT32B0/1)
13.1
13.2
13.3
13.4
13.5
13.6
13.7
13.8
13.8.1
13.8.2
UM10415
User manual
How to read this chapter . . . . . . . . . . . . . . . . 140
Basic configuration . . . . . . . . . . . . . . . . . . . . 140
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140
General description . . . . . . . . . . . . . . . . . . . . 140
Pin description . . . . . . . . . . . . . . . . . . . . . . . . 141
Clocking and power control . . . . . . . . . . . . . 142
Register description . . . . . . . . . . . . . . . . . . . 142
How to read this chapter . . . . . . . . . . . . . . . . 155
Basic configuration . . . . . . . . . . . . . . . . . . . . 155
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 155
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . 155
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 156
Pin description . . . . . . . . . . . . . . . . . . . . . . . . 156
Clocking and power control . . . . . . . . . . . . . 156
Register description . . . . . . . . . . . . . . . . . . . 156
How to read this chapter . . . . . . . . . . . . . . . . 166
Basic configuration . . . . . . . . . . . . . . . . . . . . 166
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 166
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . 166
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . 167
Pin description . . . . . . . . . . . . . . . . . . . . . . . . 167
Clocking and power control . . . . . . . . . . . . . 167
Register description . . . . . . . . . . . . . . . . . . . 167
Slave Transmitter states . . . . . . . . . . . . . . . . 138
SPI/SSP Control Register 0 . . . . . . . . . . . . . 143
SPI/SSP0 Control Register 1 . . . . . . . . . . . . 144
SPI/SSP Data Register . . . . . . . . . . . . . . . . 145
SPI/SSP Status Register . . . . . . . . . . . . . . . 145
SPI/SSP Clock Prescale Register . . . . . . . . 145
SPI/SSP Interrupt Mask Set/Clear Register
SPI/SSP Raw Interrupt Status Register . . . . 146
Interrupt Register (TMR16B0IR). . . . . . . . . . 157
Timer Control Register (TMR16B0TCR). . . . 158
Timer Counter (TMR16B0TC - address 0x4000
Prescale Register (TMR16B0PR - address
0x4000 C00C) . . . . . . . . . . . . . . . . . . . . . . . 158
Interrupt Register (TMR32B0IR and TMR32B1IR)
169
Timer Control Register (TMR32B0TCR and
TMR32B1TCR) . . . . . . . . . . . . . . . . . . . . . . . 170
C008) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 158
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 10 September 2010
146
10.12.9.3 State: 0xB8. . . . . . . . . . . . . . . . . . . . . . . . . . 138
10.12.9.4 State: 0xC0 . . . . . . . . . . . . . . . . . . . . . . . . . 139
10.12.9.5 State: 0xC8 . . . . . . . . . . . . . . . . . . . . . . . . . 139
11.7.8
11.7.9
11.8
11.8.1
11.8.2
11.8.2.1
11.8.2.2
11.8.2.3
11.8.2.4
11.8.2.5
11.8.3
11.8.3.1
12.8.5
12.8.6
12.8.7
12.8.8
12.8.9
12.8.10
12.8.11
12.8.12
12.8.13
12.9
12.10
13.8.3
13.8.4
13.8.5
13.8.6
13.8.7
13.8.8
Chapter 21: EM773 Supplementary information
Functional description . . . . . . . . . . . . . . . . . 148
Example timer operation . . . . . . . . . . . . . . . 164
Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . 165
SPI/SSP Masked Interrupt Status Register . 147
SPI/SSP Interrupt Clear Register . . . . . . . . 147
Texas Instruments synchronous serial frame
format. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 148
SPI frame format . . . . . . . . . . . . . . . . . . . . . 149
Clock Polarity (CPOL) and Phase (CPHA) control
149
SPI format with CPOL=0,CPHA=0. . . . . . . . 149
SPI format with CPOL=0,CPHA=1. . . . . . . . 150
SPI format with CPOL = 1,CPHA = 0. . . . . . 151
SPI format with CPOL = 1,CPHA = 1. . . . . . 152
Semiconductor Microwire frame format . . . . 153
Setup and hold time requirements on CS with
respect to SK in Microwire mode . . . . . . . . . 154
Prescale Counter register (TMR16B0PC -
address 0x4000 C010) . . . . . . . . . . . . . . . . 158
Match Control Register (TMR16B0MCR) . . 158
Match Registers (TMR16B0MR0/1/2/3 -
addresses 0x4000 C018/1C/20/24) . . . . . . . 159
Capture Control Register (TMR16B0CCR) . 160
Capture Register (CT16B0CR0 - address 0x4000
C02C). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 160
External Match Register (TMR16B0EMR) . . 160
Count Control Register (TMR16B0CTCR). . 161
PWM Control register (TMR16B0PWMC) . . 162
Rules for single edge controlled PWM outputs . .
163
Timer Counter (TMR32B0TC - address
0x4001 4008 and TMR32B1TC - address
0x4001 8008) . . . . . . . . . . . . . . . . . . . . . . . . 170
Prescale Register (TMR32B0PR - address
0x4001 400C and TMR32B1PR - address
0x4001 800C) . . . . . . . . . . . . . . . . . . . . . . . 170
Prescale Counter Register (TMR32B0PC -
address 0x4001 4010 and TMR32B1PC - address
0x4001 8010) . . . . . . . . . . . . . . . . . . . . . . . . 170
Match Control Register (TMR32B0MCR and
TMR32B1MCR) . . . . . . . . . . . . . . . . . . . . . . 171
Match Registers (TMR32B0MR0/1/2/3 -
addresses 0x4001 4018/1C/20/24 and
TMR32B1MR0/1/2/3 addresses 0x4001
8018/1C/20/24) . . . . . . . . . . . . . . . . . . . . . . 172
Capture Control Register (TMR32B0CCR) . 172
UM10415
© NXP B.V. 2010. All rights reserved.
305 of 310