OM13005,598 NXP Semiconductors, OM13005,598 Datasheet - Page 113

• Manufacturer Part Number: OM13005,598
• Description: BOARD EVAL EM773 METER US PLUG
• Manufacturer: NXP Semiconductors
• Type: Other Power Managementr

Specifications of OM13005,598

• Design Resources: Plug Meter Schematics, Gerber Files USB Dongle Schematics, Gerber Files
• Main Purpose: Power Management, Energy/Power Meter
• Embedded: Yes, MCU, 32-Bit
• Utilized Ic / Part: EM773FHN33,551
• Interface Type: USB
• Maximum Operating Temperature: + 150 C
• Operating Supply Voltage: 1.8 V to 3.6 V
• Product: Power Management Development Tools
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Primary Attributes: -
• Secondary Attributes: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• For Use With/related Products: EM773, OL2381
• Other names: 568-6680

NXP Semiconductors
UM10415
User manual
10.10.7 Serial clock generator
The synchronization logic will synchronize the serial clock generator with the clock pulses
on the SCL line from another device. If two or more master devices generate clock pulses,
the “mark” duration is determined by the device that generates the shortest “marks,” and
the “space” duration is determined by the device that generates the longest “spaces”.
Figure 22
A slave may stretch the space duration to slow down the bus master. The space duration
may also be stretched for handshaking purposes. This can be done after each bit or after
a complete byte transfer. the I
been transmitted or received and the acknowledge bit has been transferred. The serial
interrupt flag (SI) is set, and the stretching continues until the serial interrupt flag is
cleared.
This programmable clock pulse generator provides the SCL clock pulses when the I
block is in the master transmitter or master receiver mode. It is switched off when the I
block is in a slave mode. The I
Fig 21. Arbitration procedure
Fig 22. Serial clock synchronization
(1) Another device transmits serial data.
(2) Another device overrules a logic (dotted line) transmitted this I
(3) This I
(1) Another device pulls the SCL line low before this I
(2) Another device continues to pull the SCL line low after this I
(3) The SCL line is released , and the clock generator begins timing the HIGH time.
low. Arbitration is lost, and this I
transmitted. This I
the new master once it has won arbitration.
device effectively determines the (shorter) HIGH period.
released SCL. The I
effectively determines the (longer) LOW period.
SDA line
SCL line
shows the synchronization procedure.
SDA line
SCL line
2
C is in Slave Receiver mode but still generates clock pulses until the current byte has been
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 10 September 2010
2
C will not generate clock pulses for the next byte. Data on SDA originates from
2
C clock generator is forced to wait until SCL goes HIGH. The other device
(1)
1
period
high
2
C block will stretch the SCL space duration after a byte has
2
C output clock frequency and duty cycle is programmable
(1)
(1)
2
2
C enters Slave Receiver mode.
period
low
(2)
3
(2)
(3)
4
2
C has timed a complete high time. The other
Chapter 10: EM773 I2C-bus interface
(1)
2
C has timed a complete low time and
(3)
2
C master by pulling the SDA line
8
UM10415
© NXP B.V. 2010. All rights reserved.
ACK
9
113 of 310
2
C
2
C