IP-CPRI Altera, IP-CPRI Datasheet - Page 127
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IP-CPRI
Manufacturer Part Number
IP-CPRI
Description
IP CORE - Common Public Radio Interface (CPRI)
Manufacturer
Altera
Specifications of IP-CPRI
Software Application
IP CORE, Interface And Protocols, HIGH SPEED
Supported Families
Arria II GX, Cyclone IV GX, HardCopy IV, Stratix IV
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 127 of 150
- Download datasheet (3Mb)
Chapter 6: Software Interface
HDLC Registers
Table 6–68. HDLC_CONFIG—HDLC Feature Configuration 1—Offset: 0x308 (Part 2 of 2)
Table 6–69. HDLC_CONFIG_2—HDLC Feature Configuration 2—Offset: 0x30C
Table 6–70. HDLC_RX_CONTROL—HDLC Rx Control—Offset: 0x310
Table 6–71. HDLC_RX_DATA—HDLC Rx Data—Offset: 0x314
Table 6–72. HDLC_RX_DATA_WAIT—HDLC Rx Data with Wait-State Insertion—Offset: 0x318
May 2011 Altera Corporation
rx_long_frame_en
RSRV
length_check
RSRV
little_endian
RSRV
RSRV
crc_enable
RSRV
rx_discard
rx_data
rx_data
Field
Field
Field
Field
Field
[31:1] UR0
[0]
[31:1] RO
[0]
[31:0] RO
[31:0] RO
Bits
Bits
Bits
Bits
RW
WO
Access
Access
Access
Access
[9]
[8:5]
[4]
[3:2]
[1]
[0]
Bits
Reserved.
Enables insertion of HDLC CRC at the end of the HDLC frame.
Reserved.
Indicates that the HDLC receiver module should discard the current
HDLC Rx frame.
HDLC Rx frame data. If the HDLC receiver module takes HDLC data
from this register, if data is not ready when the module expects it, the
HDLC receiver module aborts the packet.
HDLC Rx frame data. If the HDLC receiver module takes HDLC data
from this register, it inserts wait states on the HDLC channel until
data is ready, unless the CPU times out the operation.
Access
RW
UR0
RW
UR0
RW
UR0
Enable reception of Rx HDLC frames longer than 1536
bytes.
Reserved.
Indicates that a length check is performed on Rx packets,
and those with length less than 64 bytes are discarded.
Reserved.
Indicates that the HDLC channel receive and transmit data
is formatted in little endian byte order.
Reserved.
Function
Function
Function
Function
Function
CPRI MegaCore Function User Guide
31'h0
1'h0
31'h0
1'h0
1'h0
1'h0
Default
Default
Default
Default
1’h0
4’h0
1’h0
2’h0
1’h0
1'h0
Default
6–25
Related parts for IP-CPRI
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPTR-C2H-NIOS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IPT-C2H-NIOS
Manufacturer:
Altera
Datasheet:
![IP-XAUIPCS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE - XAUI PHY
Manufacturer:
Altera
Datasheet:
![IP-RLDRAMII](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE - RLDRAM II Controller
Manufacturer:
Altera
Datasheet:
![IP-SRAM/QDRII](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE - QDRII SRAM Controller
Manufacturer:
Altera
Datasheet:
![IP-LINK](/images/no-image3.png)
Part Number:
Description:
MODULE, TX/RX, W/ PSU, IP-LINK
Manufacturer:
TOPCO SNT
Datasheet:
![I2C CONTROLLER IP CORE](/images/no-image3.png)
Part Number:
Description:
I2C Controller FPGA IP Core
Manufacturer:
SYSTEM LEVEL SOLUTIONS
![IP-10GETHERNET](/photos/24/19/241934/4696150_tmb.jpg)
Part Number:
Description:
IP CORE - 10 Gbps Ethernet MAC PCS PMA Reference Design
Manufacturer:
Altera
Datasheet:
![IP-NIOS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP NIOS II MEGACORE
Manufacturer:
Altera
Datasheet: