IP-CPRI Altera, IP-CPRI Datasheet - Page 112
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IP-CPRI
Manufacturer Part Number
IP-CPRI
Description
IP CORE - Common Public Radio Interface (CPRI)
Manufacturer
Altera
Specifications of IP-CPRI
Software Application
IP CORE, Interface And Protocols, HIGH SPEED
Supported Families
Arria II GX, Cyclone IV GX, HardCopy IV, Stratix IV
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 112 of 150
- Download datasheet (3Mb)
6–10
Table 6–21. AUTO_RATE_CONFIG—Autorate Negotiation Register—Offset: 0x48
Table 6–22. CPRI_INTR_PEND—Interrupt Pending Status—Offset: 0x4C (Part 1 of 2)
CPRI MegaCore Function User Guide
RSRV
i_datarate_en
i_datarate_set
Note to
(1) This value is not valid for CPRI MegaCore variations that target a Cyclone IV GX device. This value is valid for CPRI MegaCore variations that
RSRV
los_lcv_pending
RSRV
target an Arria II GX device only if that device is an I3 speed grade device.
Table
Field
Field
6–21:
[31:5]
[4]
[3:0]
[31:6]
[5]
[4:2]
Bits
Bits
Access
UR0
RO
RW
UR0
RW
UR0
Access
Reserved.
Indicates that autorate negotiation is enabled. (Value is
1’b0 if autorate negotiation is not enabled; 1’b1 if
autorate negotiation is enabled, in the CPRI parameter
editor). Refer to
illustration of the autorate negotiation logic in the CPRI
IP core.
CPRI line rate to be used in next attempt to achieve
frame synchronization. You set the line rate in your
implementation of the autorate negotiation hardware
and software outside the CPRI IP core. Refer to
Appendix B, Implementing CPRI Link Autorate
Negotiation, for information about how to use the
autorate negotiation logic implemented in the CPRI IP
core.
Encode the CPRI line rate in this field with the following
values:
0001: 614.4 Mbps
0010: 1228.8 Mbps
0100: 2457.6 Mbps
0101: 3072.0 Mbps
1000: 4915.0 Mbps
1010: 6144.0 Mbps
Reserved.
Indicates an los_lcv interrupt is pending (the interrupt
occurred but is not yet serviced).
Reserved.
Figure B–1
Function
(1)
(1)
and
Function
Figure B–2
for an
Chapter 6: Software Interface
May 2011 Altera Corporation
CPRI Interface Registers
28’h0
As specified in
CPRI parameter
editor
4’h0
Default
Default
26’h0
1’h0
4’h0
Related parts for IP-CPRI
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPTR-C2H-NIOS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IPT-C2H-NIOS
Manufacturer:
Altera
Datasheet:
![IP-XAUIPCS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE - XAUI PHY
Manufacturer:
Altera
Datasheet:
![IP-RLDRAMII](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE - RLDRAM II Controller
Manufacturer:
Altera
Datasheet:
![IP-SRAM/QDRII](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE - QDRII SRAM Controller
Manufacturer:
Altera
Datasheet:
![IP-LINK](/images/no-image3.png)
Part Number:
Description:
MODULE, TX/RX, W/ PSU, IP-LINK
Manufacturer:
TOPCO SNT
Datasheet:
![I2C CONTROLLER IP CORE](/images/no-image3.png)
Part Number:
Description:
I2C Controller FPGA IP Core
Manufacturer:
SYSTEM LEVEL SOLUTIONS
![IP-10GETHERNET](/photos/24/19/241934/4696150_tmb.jpg)
Part Number:
Description:
IP CORE - 10 Gbps Ethernet MAC PCS PMA Reference Design
Manufacturer:
Altera
Datasheet:
![IP-NIOS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP NIOS II MEGACORE
Manufacturer:
Altera
Datasheet: