UPD78F0890GK(A)-GAJ-AX NEC, UPD78F0890GK(A)-GAJ-AX Datasheet - Page 319

8BIT MCU, 128K FLASH, 7K RAM, LQFP

UPD78F0890GK(A)-GAJ-AX

Manufacturer Part Number
UPD78F0890GK(A)-GAJ-AX
Description
8BIT MCU, 128K FLASH, 7K RAM, LQFP
Manufacturer
NEC
Datasheet

Specifications of UPD78F0890GK(A)-GAJ-AX

Controller Family/series
UPD78F
No. Of I/o's
55
Ram Memory Size
7KB
Cpu Speed
20MHz
No. Of Timers
10
No. Of Pwm
RoHS Compliant
Core Size
8bit
Program Memory Size
128KB
Oscillator Type
External, Internal
Address: FF2FH After reset: 01H R/W
ASIM61
Notes 1.
Symbol
Figure 14-8. Format of Asynchronous Serial Interface Operation Mode Register 61 (ASIM61) (1/2)
2.
POWER61
POWER61
The output of the T
level when POWER61 = 0 during transmission.
Asynchronous serial interface reception error status register 61 (ASIS61), asynchronous serial
interface transmission status register 61 (ASIF61), bit 7 (SBRF61) and bit 6 (SBRT61) of asynchronous
serial interface control register 61 (ASICL61), and receive buffer register 61 (RXB61) are reset.
RXE61
TXE61
0
<7>
Note 1
1
0
1
0
1
Disables operation of the internal operation clock (fixes the clock to low level) and asynchronously
resets the internal circuit
Enables operation of the internal operation clock
Disables transmission (synchronously resets the transmission circuit).
Enables transmission
Disables reception (synchronously resets the reception circuit).
Enables reception
TXE61
CHAPTER 14 SERIAL INTERFACES UART60 AND UART61
<6>
X
D61 pins goes high level and the input from the R
RXE61
<5>
User’s Manual U17554EJ4V0UD
Enables/disables operation of internal operation clock
Note 2
.
PS611
4
Enables/disables transmission
Enables/disables reception
PS601
3
CL61
2
X
D61 pins is fixed to the high
SL61
1
ISRM61
0
319

Related parts for UPD78F0890GK(A)-GAJ-AX