EP9302-IQZ Cirrus Logic Inc, EP9302-IQZ Datasheet - Page 802

• Manufacturer Part Number: EP9302-IQZ
• Description: IC ARM9 SOC PROCESSOR 208LQFP
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9302-IQZ

• Core Size: 16/32-Bit
• Core Processor: ARM9
• Speed: 200MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 19
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 5x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 208-LQFP
• Controller Family/series: (ARM9)
• No. Of I/o's: 19
• Ram Memory Size: 16MB
• Cpu Speed: 200MHz
• No. Of Timers: 3
• No. Of Pwm Channels: 1
• Digital Ic Case Style: LQFP
• Embedded Interface Type: AC97, I2S, SPI, UART, USB
• Rohs Compliant: Yes
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9302A-Z
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1132 - KIT DEVELOPMENT EP9302 ARM9
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 598-1253

28
GPIOxIntEn
GPIOxIntType1
28-12
GPIO Interface
EP93xx User’s Guide
31
15
31
15
Address:
Definition:
Bit Descriptions:
Address:
Definition:
The GPIO Interrupt Enable register controls which bits of port A/B/F are to be configured as
interrupts. A “1” written to a bit in this register will configure the bit on port A/B/F to become an
interrupt. The user must make sure that the direction of port A/B/F is set to input (PxDDR
defaults to input on reset). Writing a “0” (default on reset) to a bit in the register will configure
that bit on port A/B/F as a normal GPIO port and the interrupt output corresponding to that bit
will be zeroed. The user can read the inputs on port A/B/F in either mode via the PxDR.
The interrupt type is controlled by the GPIOxINTTYPE1/2 registers described in the following
sections.
30
14
30
14
29
13
29
13
28
12
28
12
RSVD
RSVD
PxDIR:
GPIOAIntEn: 0x8084_009C - Read/Write
GPIOBIntEn: 0x8084_00B8 - Read/Write
GPIOFIntEn: 0x8084_0058 - Read/Write
RSVD:
PxINT:
GPIOAIntType1: 0x8084_0090 - Read/Write
GPIOBIntType1: 0x8084_00AC - Read/Write
GPIOFIntType1: 0x8084_004C - Read/Write
27
27
11
11
26
10
26
10
25
25
9
9
Copyright 2007 Cirrus Logic
Port x direction bits.
Reserved. Unknown During Read.
Port x interrupt enables.
24
24
8
8
RSVD
RSVD
23
23
7
7
22
22
6
6
21
21
5
5
20
20
4
4
PxINTE
PxINT
19
19
3
3
18
18
2
2
17
17
1
1
DS785UM1
16
16
0
0