EP9302-IQZ Cirrus Logic Inc, EP9302-IQZ Datasheet - Page 10

• Manufacturer Part Number: EP9302-IQZ
• Description: IC ARM9 SOC PROCESSOR 208LQFP
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9302-IQZ

• Core Size: 16/32-Bit
• Core Processor: ARM9
• Speed: 200MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 19
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 5x12b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 208-LQFP
• Controller Family/series: (ARM9)
• No. Of I/o's: 19
• Ram Memory Size: 16MB
• Cpu Speed: 200MHz
• No. Of Timers: 3
• No. Of Pwm Channels: 1
• Digital Ic Case Style: LQFP
• Embedded Interface Type: AC97, I2S, SPI, UART, USB
• Rohs Compliant: Yes
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9302A-Z
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1132 - KIT DEVELOPMENT EP9302 ARM9
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 598-1253

EP93xx User’s Guide
Chapter 15. UART2 .............................................................................................. 15-1
Chapter 16. UART3 With HDLC Encoder........................................................... 16-1
x
14.1 Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14-17
14.3 Modem. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14-8
14.4 HDLC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14-8
14.5 UART1 Package Dependency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14-14
15.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15-1
15.2 IrDA SIR Block . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15-1
15.3 UART2 Package Dependency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15-5
15.4 Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15-7
16.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16-1
16.2 Implementation Details . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16-1
16.3 Registers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16-3
14.2.2 UART Operation ..........................................................................................................14-5
14.2.3 Interrupts .....................................................................................................................14-7
14.4.1 Overview of HDLC Modes ...........................................................................................14-9
14.4.2 Selecting HDLC Modes ...............................................................................................14-9
14.4.3 HDLC Transmit..........................................................................................................14-11
14.4.4 HDLC Receive...........................................................................................................14-11
14.4.5 CRCs .........................................................................................................................14-12
14.4.6 Address Matching......................................................................................................14-12
14.4.7 Aborts ........................................................................................................................14-13
14.4.8 DMA...........................................................................................................................14-14
14.4.9 Writing Configuration Registers.................................................................................14-14
14.5.1 Clocking Requirements .............................................................................................14-15
14.5.2 Bus Bandwidth Requirements ...................................................................................14-16
15.2.1 IrDA SIR Encoder/decoder Functional Description .....................................................15-1
15.2.2 IrDA SIR Operation......................................................................................................15-3
15.2.3 IrDA Data Modulation ..................................................................................................15-4
15.2.4 Enabling Infrared (Ir) Modes........................................................................................15-5
15.3.1 Clocking Requirements ...............................................................................................15-5
15.3.2 Bus Bandwidth Requirements .....................................................................................15-6
16.2.1 UART3 Package Dependency.....................................................................................16-1
16.2.2 Clocking Requirements ...............................................................................................16-2
16.2.3 Bus Bandwidth Requirements .....................................................................................16-2
14.2.1.9 Interrupt Generation Logic .........................................................................14-4
14.2.1.10 Synchronizing Registers and Logic .........................................................14-5
14.2.2.1 Error Bits....................................................................................................14-6
14.2.2.2 Disabling the FIFOs ...................................................................................14-6
14.2.2.3 System/diagnostic Loopback Testing ........................................................14-6
14.2.2.4 UART Character Frame.............................................................................14-6
14.2.3.1 UARTMSINTR ...........................................................................................14-7
14.2.3.2 UARTRXINTR............................................................................................14-7
14.2.3.3 UARTTXINTR ............................................................................................14-7
14.2.3.4 UARTRTINTR............................................................................................14-8
14.2.3.5 UARTINTR.................................................................................................14-8
15.2.1.1 IrDA SIR Transmit Encoder .......................................................................15-2
15.2.1.2 IrDA SIR Receive Decoder ........................................................................15-2
15.2.2.1 System/diagnostic Loopback Testing ........................................................15-4
©
Copyright 2007 Cirrus Logic, Inc.
DS785UM1