MC9S12XDT512CAA Freescale, MC9S12XDT512CAA Datasheet - Page 1022

no-image

MC9S12XDT512CAA

Manufacturer Part Number
MC9S12XDT512CAA
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S12XDT512CAA

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
40MHz
Interface Type
CAN/I2C/SCI/SPI
Total Internal Ram Size
32KB
# I/os (max)
59
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/3.15V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDT512CAA
Manufacturer:
FREESCALE
Quantity:
2 235
Part Number:
MC9S12XDT512CAA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDT512CAA
Manufacturer:
FREESCALE
Quantity:
2 235
Part Number:
MC9S12XDT512CAAR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 24 DG128 Port Integration Module (S12XDG128PIMV2)
24.0.5.57 Port J Interrupt Flag Register (PIFJ)
Read: Anytime.
Write: Anytime.
Each flag is set by an active edge on the associated input pin. This could be a rising or a falling edge based
on the state of the PPSJ register. To clear this flag, write logic level “1” to the corresponding bit in the PIFJ
register. Writing a “0” has no effect.
24.0.5.58 Port AD1 Data Register 0 (PT0AD1)
Read: Anytime.
Write: Anytime.
This register is associated with AD1 pins PAD[15:8]. These pins can also be used as general purpose I/O.
1024
PIEJ[7:6]
PIEJ[1:0]
PIFJ[7:6]
PIFJ[1:0]
Reset
Reset
Field
Field
7–0
7–0
W
W
R
R
PT0AD115
PIFJ7
Interrupt Enable Port J
0 Interrupt is disabled (interrupt flag masked).
1 Interrupt is enabled.
Interrupt Flags Port J
0 No active edge pending. Writing a “0” has no effect.
1 Active edge on the associated bit has occurred (an interrupt will occur if the associated enable bit is set).
0
0
7
7
Writing a logic level “1” clears the associated flag.
= Unimplemented or Reserved
PT0AD114
PIFJ6
0
0
6
6
Figure 24-59. Port J Interrupt Flag Register (PIFJ)
Figure 24-60. Port AD1 Data Register 0 (PT0AD1)
PT0AD113
Table 24-52. PIEJ Field Descriptions
Table 24-53. PIEJ Field Descriptions
MC9S12XDP512 Data Sheet, Rev. 2.21
0
0
0
5
5
PT0AD112
0
0
0
4
4
Description
Description
PT0AD111
0
0
0
3
3
PT0AD110
0
0
0
2
2
PT0AD19
Freescale Semiconductor
PIFJ1
0
0
1
1
PT0AD18
PIFJ0
0
0
0
0

Related parts for MC9S12XDT512CAA