HD6417750RF200DV Renesas Electronics America, HD6417750RF200DV Datasheet - Page 648

MPU 1.5/3.3V 0K I-TEMP PB-FREE 2

HD6417750RF200DV

Manufacturer Part Number
HD6417750RF200DV
Description
MPU 1.5/3.3V 0K I-TEMP PB-FREE 2
Manufacturer
Renesas Electronics America
Series
SuperH® SH7750r
Datasheet

Specifications of HD6417750RF200DV

Core Processor
SH-4
Core Size
32-Bit
Speed
200MHz
Connectivity
EBI/EMI, FIFO, SCI, SmartCard
Peripherals
DMA, POR, WDT
Number Of I /o
28
Program Memory Type
ROMless
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
1.35 V ~ 1.6 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
208-QFP Exposed Pad, 208-eQFP, 208-HQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417750RF200DV
Manufacturer:
FREESCALE
Quantity:
450
Section 14 Direct Memory Access Controller (DMAC)
Bit 7—Transmit Mode (TM): Specifies the bus mode for transfer.
Bit 7: TM
0
1
Bits 6 to 4—Transmit Size 2 to 0 (TS2–TS0): These bits specify the transfer data size. For
external memory access, the setting of these bits serves as the access size in section 13.3,
Operation. For register access, the setting of these bits is the size in which the register is accessed.
Bit 6: TS2
0
1
Bit 3—Reserved: This bit is always read as 0, and should only be written with 0.
Bit 2—Interrupt Enable (IE): When this bit is set to 1, an interrupt request (DMTE) is generated
after the number of data transfers specified in DMATCR (when TE = 1).
Bit 2: IE
0
1
Rev.7.00 Oct. 10, 2008 Page 562 of 1074
REJ09B0366-0700
[SH7750]
[SH7750S] An external request specification can be set for channels 0 to 3.
Bit 5: TS1
0
1
0
Description
Description
Cycle steal mode
Burst mode
Interrupt request not generated after number of transfers specified in
DMATCR
Interrupt request generated after number of transfers specified in DMATCR
An external request specification should be set for channels 1 to 3. For
channel 0, only single address mode can be set with the DTR format.
Bit 4: TS0
0
1
0
1
0
Description
Quadword size (64-bit) specification (Initial value)
Byte size (8-bit) specification
Word size (16-bit) specification
Longword size (32-bit) specification
32-byte block transfer specification
(Initial value)
(Initial value)

Related parts for HD6417750RF200DV