HD6417750RF200DV Renesas Electronics America, HD6417750RF200DV Datasheet - Page 277

• Manufacturer Part Number: HD6417750RF200DV
• Description: MPU 1.5/3.3V 0K I-TEMP PB-FREE 2
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7750r

Specifications of HD6417750RF200DV

• Core Processor: SH-4
• Core Size: 32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, FIFO, SCI, SmartCard
• Peripherals: DMA, POR, WDT
• Number Of I /o: 28
• Program Memory Type: ROMless
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 1.35 V ~ 1.6 V
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 208-QFP Exposed Pad, 208-eQFP, 208-HQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

6.3.2
Floating-point status/control register, FPSCR (32 bits, initial value = H'0004 0001)
Note: —: Reserved. These bits are always read as 0, and should only be written with 0.
• FR: Floating-point register bank
• SZ: Transfer size mode
• PR: Precision mode
• DN: Denormalization mode
• Cause: FPU exception cause field
• Enable: FPU exception enable field
31
FR = 0: FPR0_BANK0–FPR15_BANK0 are assigned to FR0–FR15; FPR0_BANK1–
FPR15_BANK1 are assigned to XF0–XF15.
FR = 1: FPR0_BANK0–FPR15_BANK0 are assigned to XF0–XF15; FPR0_BANK1–
FPR15_BANK1 are assigned to FR0–FR15.
SZ = 0: The data size of the FMOV instruction is 32 bits.
SZ = 1: The data size of the FMOV instruction is a 32-bit register pair (64 bits).
PR = 0: Floating-point instructions are executed as single-precision operations.
PR = 1: Floating-point instructions are executed as double-precision operations (graphics
support instructions are undefined).
Do not set SZ and PR to 1 simultaneously; this setting is reserved.
[SZ, PR = 11]: Reserved (FPU operation instruction is undefined.)
DN = 0: A denormalized number is treated as such.
DN = 1: A denormalized number is treated as zero.
Floating-Point Status/Control Register (FPSCR)
—
22 21 20 19 18 17
FR SZ PR DN
Cause
Rev.7.00 Oct. 10, 2008 Page 191 of 1074
12 11
Section 6 Floating-Point Unit (FPU)
Enable
7
6
REJ09B0366-0700
Flag
2
1
RM
0