HD6413003RVF RENESAS [Renesas Technology Corp], HD6413003RVF Datasheet - Page 438

no-image

HD6413003RVF

Manufacturer Part Number
HD6413003RVF
Description
microcontroller (MCU)
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
12.3.4 Timing of Setting of Watchdog Timer Reset Bit (WRST)
The WRST bit in RSTCSR is valid when bits WT/IT and TME are both set to 1 in TCSR.
Figure 12-7 shows the timing of setting of WRST and the internal reset timing. The WRST bit is
set to 1 when TCNT overflows and OVF is set to 1. At the same time an internal reset signal is
generated for the entire H8/3003 chip. This internal reset signal clears OVF to 0, but the WRST
bit remains set to 1. The reset routine must therefore clear the WRST bit.
ø
TCNT
Overflow signal
OVF
WDT internal
reset
WRST
Figure 12-7 Timing of Setting of WRST Bit and Internal Reset
H'FF
H'00
420

Related parts for HD6413003RVF