HD6413003RVF RENESAS [Renesas Technology Corp], HD6413003RVF Datasheet - Page 150

no-image

HD6413003RVF

Manufacturer Part Number
HD6413003RVF
Description
microcontroller (MCU)
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet
6.4 Usage Notes
6.4.1 Connection to Dynamic RAM and Pseudo-Static RAM
A different bus control signal timing applies when dynamic RAM or pseudo-static RAM is
connected to area 3. For details see section 7, Refresh Controller.
6.4.2 Register Write Timing
ABWCR, ASTCR, and WCER Write Timing: Data written to ABWCR, ASTCR, or WCER
takes effect starting from the next bus cycle. Figure 6-20 shows the timing when an instruction
fetched from area 0 changes area 0 from three-state access to two-state access.
ø
Address
3-state access to area 0
T
1
T
2
Figure 6-20 ASTCR Write Timing
T
3
T
1
ASTCR address
132
T
2
T
3
2-state access
to area 0
T
1
T
2

Related parts for HD6413003RVF