PEB20571 INFINEON [Infineon Technologies AG], PEB20571 Datasheet - Page 108

no-image

PEB20571

Manufacturer Part Number
PEB20571
Description
ICs for Communications
Manufacturer
INFINEON [Infineon Technologies AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB20571F
Manufacturer:
INFINEON
Quantity:
17
Part Number:
PEB20571F
Manufacturer:
PULSE
Quantity:
23 900
Part Number:
PEB20571F V3.1
Manufacturer:
Infineon
Quantity:
748
Part Number:
PEB20571FV3.1
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
PEB20571FV3.1
Manufacturer:
INF
Quantity:
5 510
Part Number:
PEB20571FV3.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Company:
Part Number:
PEB20571FV3.1
Quantity:
22
Preliminary Data Sheet
Note: In 1 x 16.384 Mbit/s only the first half of the frame is saved in the buffer
4.4.1.4
The PCMU may support different serial data rates:
• up to 4 ports with 2048 Mbit/s (32 time slots per frame)
• up to 2 ports with 4.096 Mbit/s (64 time slots per frame)
• 1 port with 8.196 Mbit/s (128 time slots per frame)
• 1 port with 16.384 Mbit/s (only 128 time slots of the frame are supported)
The PCMU circular buffer may handle up to 128 time slots per frame. Thus, when e.g.
configured in 4.096 Mbit/s mode, only PCM port 0 and 2 are used. In this case PCM
port 1 and 3 remain in IDLE mode, i.e. the TXD1, TXD3 output pins are tri-stated.
For the data rate modes up to 8.192 MBit/s, single rate Data Clock (PDC) or double rate
Data Clock may be selected. For 16.384 MHz mode only single clock is supported.
Single Data Rate PDC Mode
• Serial transmission via TXDn with every DCL rising edge
• Sampling of the incoming serial data (RXDn) with every PDC falling edge
• Sampling PFS with every PDC falling edge. Sampling of PFS = 1 after sampling of
Double Data Rate PDC Mode
• Two PDC cycles per bit (the bits are aligned to the frame start)
• Serial transmission via TXDn with every second PDC rising edge.
• Sampling of incoming serial data (RXDn) with the second PDC falling edge of each bit.
• Sampling of PFS every PDC falling edge. Sampling of PFS = 1 after sampling of
Table 4-9
Data Rate
related port
4 x 2.048 Mbit/s
2 x 4.096 Mbit/s
1 x 8.192 Mbit/s
1 x 16.384 Mbit/s A080
PFS = 0 is considered to be the start of a frame.
PFS = 0, is considered to be the start of a new frame.
PCMU Interface Data Rate Modes
DSP Access to D-Buffer Output Blocks
A080
A080
A080
TXD0
H
out0
H
H
H
- A0BF
- A0FF
- A0FF
- A09F
H
H
H
H
A0A0
A0C0
TXD1
Output Buffer Blocks
out1
H
H
4-24
- A0BF
- A0FF
H
H
A0C0
TXD2
out2
H
- A0DF
Functional Description
H
A0E0
TXD3
out3
H
- A0FF
DELIC
2003-08
H

Related parts for PEB20571