m30833fjgp Renesas Electronics Corporation., m30833fjgp Datasheet - Page 496

• Manufacturer Part Number: m30833fjgp
• Description: Renesas 16/32-bit Single-chip Microcomputer M16c Family / M32c/80 Series
• Manufacturer: Renesas Electronics Corporation.

R
R
M
e
E
3
. v
J
2
0
27.8.3 Timer B
C
1
9
3 .
B
8 /
0
1
27.8.3.1 Timer B (Timer Mode, Event Counter Mode)
27.8.3.2 Timer B (Pulse Period/Pulse Width Measurement Mode)
3
0
(a) TBiS (i=0 to 5) bit is set to "0" (stops counting) after reset. Set TBiS bit to "1" (starts counting) after
(b) The TBi register indicates the counter value during counting at any given time. However, the
(a) The IR bit in the TBiIC register is set to "1" (overflow) when the valid edge of a pulse to be mea-
(b) Count overflow on a different timer if an interrupt source cannot be determined by the MR3 bit,
(c) To set the MR3 bit in the TBiMR register to "0" (no overflow), set when the TBiS bit is set to "1"
(d) The IR bit in the TBiIC register is used to detect overflow only. Use the MR3 bit only to determine
(e) Indeterminate values are transferred to the reload register during the first valid edge input following
(f) The counter value is indeterminate at the start of a count. Therefore, the MR3 bit may change to "1"
(g) The IR bit may be set to "1" (interrupt requested) if the MR1 to MR0 bits in the TBiMR register are
(h) Pulse width measurement measures pulse width continuously. Use program to determine whether
3
J
G
4
selecting an operation mode and setting the TBi register.
to 7 in the TBSR register.
counter will read "FFFF
register while the counter stops and before the counter starts counting.
sured is input and when the timer Bi counter overflows. The MR3 bit in the TBiMR register deter-
mines the interrupt source within an interrupt service routine.
such as when a pulse to be measured is input at the same time the timer overflows.
(count starts) and at least one count is counted after the MR3 bit is set to "1" (overflow).
interrupt source within an interrupt service routine.
the start of the count. Timer B interrupt request is not acknowledged at this time.
(overflow) and cause timer B interrupt requests to be generated, until a valid edge is input after the
count begins.
set to a different value after a count begins. If the MR1 to MR0 bits are rewritten, but to the same
value as before, the IR bit remains unchanged.
measurement results are high ('"H") or low ("L").
a
o r
0 -
n
The TB0S to TB2S bits are the bits 5 to 7 in the TABSR register. The TB3S to TB5S bits are bits 5
3 .
1
u
, 1
3
p
1
(
2
M
0
0
3
6
2
C
Page 473
8 /
, 3
M
3
2
C
f o
8 /
16
4
3
8
) T
" when reloading . The setting value can be read after setting the TBi
8
27. Precautions (Timer)