m30833fjgp Renesas Electronics Corporation., m30833fjgp Datasheet - Page 333

• Manufacturer Part Number: m30833fjgp
• Description: Renesas 16/32-bit Single-chip Microcomputer M16c Family / M32c/80 Series
• Manufacturer: Renesas Electronics Corporation.

M
R
R
e
E
3
. v
J
2
NOTES:
Table 21.30 Variable Clock Synchronous Serial I/O Mode Specifications (Group 2)
9 0
C
Transfer Clock
Transmit Start Condition
Receive Start Condition
Interrupt Request
Error Detection
Selectable Function
21.5.1 Variable Clock Synchronous Serial I/O Mode (Group 2)
Transfer Data Format
. 1
1. The transfer clock must be f
2. Transfer clocks must be f
3. When an overrun error occurs, the G2RB register is indeterminate.
8 /
B
In variable clock synchronous serial I/O mode, data is transmitted and received using the transfer clock.
The length of data transferred is selected from 1 to 8 bits. Table 21.30 lists specifications of the group 2
variable clock synchronous serial I/O mode. Table 21.31 lists registers to be used and their settings.
Tables 21.32 to 21.35 lists pin settings. Figure 21.46 shows an example of a transmit and receive
operation.
1 3
0
3
transmitted. Under conditions other than this, the transfer clock must be f
3 0
G
J
- 4
n a
o r
1 0
3 .
u
p
, 1
1 3
Item
(
0 2
M
(1)
3
6 0
2
C
8 /
Page 310
, 3
M
3
2
• Transfer data length : 1 to 8 bits
• When the CKDIR bit in the G2MR register is set to "0" (internal clock) :
• When the CKDIR bit is set to "1" (external clock) : input from the ISCLK2 pin
• To start transmitting, the following conditions are required :
• To start receiving, the following conditions are required :
• While transmitting, one of the following conditions can be selected to set the
• While receiving, the following condition can be selected to set the SIO2RR bit in the
Overrun error
This error occurs when receiving the j bit (j=1 to 8) of the next data (transfer data
length: j bits) before reading the G2RB register
• LSB first/MSB first
• ISTxD2 and ISRxD2 I/O polarity inverse
• Data transfer bit length
C
- Set the TE bit in the G2CR register to "1" (transmit enable)
- Write data to the G2TB register
- Set the RE bit in the G2CR register to "1" (receive enable)
- Set the TE bit in the G2CR register to "1" (transmit enable)
- Write data to the G2TB register
- The IRS bit in the G2MR register is set to "0" (no data in the G2TB register):
- The IRS bit is set to "1" (reception completed):
when data is transferred from the receive register to the G2RB register (data recep-
The G2PO0 register determines bit rate and the transfer clock is generated in
SIO2TR bit in the IIO6IR register to "1" (see Figure 10.14):
IIO5IR register to "1" (interrupt request) (see Figure 10.14):
tion is completed)
f o
ISTxD2 pin output level and ISRxD2 pin input level are inversed
phase-delayed waveform output mode of the channel 2 waveform generation func-
tion.
n : setting value of the G2PO0 register 0000
Select from 1 to 8 bits
8 /
BT2
when data transfer from the transmit register is completed
Select either bit 0 or bit 7 to transmit/receive data
when data is transferred from the G2TB register to the transmit register.
4
3
BT2
8 8
) T
divided by 20 or more.
divided by six or more when both transfer clock and transfer data are
(3)
21. Intelligent I/O (Group 2 Communication Function)
Specification
16
to FFFF
BT2
16
divided by 20 or more.
2(n+2)
f
BT2
(2)