psd835g2 STMicroelectronics, psd835g2 Datasheet - Page 42

no-image

psd835g2

Manufacturer Part Number
psd835g2
Description
Configurable Memory System On A Chip For 8-bit Microcontrollers
Manufacturer
STMicroelectronics
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSD835G2
Manufacturer:
ST
0
Part Number:
psd835g2-12U
Manufacturer:
ST
0
Part Number:
psd835g2-12UI
Manufacturer:
ST
0
Part Number:
psd835g2-70U
Manufacturer:
ON
Quantity:
2 100
Part Number:
psd835g2-70U
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
psd835g2-70U
Manufacturer:
ST
Quantity:
20 000
Part Number:
psd835g2-70U/90U
Manufacturer:
ST
0
Part Number:
psd835g2-90U
Manufacturer:
TRIQUINT
Quantity:
22
Part Number:
psd835g2-90U
Manufacturer:
ST
Quantity:
20 000
Part Number:
psd835g2-90UI
Manufacturer:
ST
Quantity:
201
Part Number:
psd835g2V-12UI
Manufacturer:
INFINEON
Quantity:
3 392
Programming Flash memory
8.2
42/120
Figure 6.
Data Toggle
Checking the Toggle flag bit (DQ6) is a method of determining whether a Program or Erase
cycle is in progress or has completed.
When the MCU issues a Program instruction, the embedded algorithm within the PSD
begins. The MCU then reads the location of the byte to be programmed in Flash memory to
check status. The Toggle flag bit (DQ6) of this location toggles each time the MCU reads
this location until the embedded algorithm is complete. The MCU continues to read this
location, checking the Toggle flag bit (DQ6) and monitoring the Error flag bit (DQ5). When
the Toggle flag bit (DQ6) stops toggling (two consecutive READs yield the same value), and
the Error flag bit (DQ5) remains '0,' the embedded algorithm is complete. If the Error flag bit
(DQ5) is 1,' the MCU should test the Toggle flag bit (DQ6) again, since the Toggle flag bit
(DQ6) may have changed simultaneously with the Error flag bit (DQ5, see
The Error flag bit (DQ5) is set if either an internal time-out occurred while the embedded
algorithm attempted to program the byte, or if the MCU attempted to program a ’1’ to a bit
that was not erased (not erased is logic 0).
It is suggested (as with all Flash memories) to read the location again after the embedded
programming algorithm has completed, to compare the byte that was written to Flash
memory with the byte that was intended to be written.
When using the Data Toggle method after an Erase cycle,
flag bit (DQ6) toggles until the Erase cycle is complete. A 1 on the Error flag bit (DQ5)
Data Polling flowchart
at VALID ADDRESS
NO
READ DQ5 & DQ7
Figure 7
READ DQ7
START
DATA
DATA
FAIL
DQ7
DQ5
DQ7
= 1
=
=
YES
NO
NO
shows the Data Toggle algorithm.
YES
YES
PASS
Figure 7
AI01369B
still applies. the Toggle
Figure
PSD835G2
7).

Related parts for psd835g2