at85c51snd3 ATMEL Corporation, at85c51snd3 Datasheet - Page 174

• Manufacturer Part Number: at85c51snd3
• Description: At85c51snd3 Single-chip Digital Audio Decoder - Encoder With Usb 2.0 Interface
• Manufacturer: ATMEL Corporation

Command Sending
Address Sending
174
AT85C51SND3B
Note that it is not possible to reset A9:8 after each command (write in NFCMD): the
device status read command is used after opening a page (for read) to poll the busy
status.
Writing a command in NFCMD generates the following cycles:
Assembly code: mov direct, #
A write in that register re-initializes the ECC engine and the ECC FIFO. A read in that
register returns an unexpected value.
Writing an address in NFADC (column address) or NFADR (row address) generates the
following cycles:
Assembly code: mov direct, #
The NFADC register is used to select the column address. The NFC uses that informa-
tion to build an internal byte counter in the page, thus allowing it to stop at the end of the
page. 512B NF memories (NDB= 1) have 1 column cycle. Other NF memories have 2
column cycles.
The NFADR register is used to select the raw address, i.e. the page address. The NFC
uses that information to verify if the block is protected or not.
Both kind of information are reset after a read of a write of the NFCMD register. A read
in NFADC or NFADR returns an unexpected value.
NFCLK / 2
NFCLK / 2
NFCEx
NFCLE
NFALE
NFWE
NFRE
NFD[7:0]
NFCEx
NFCLE
NFALE
NFWE
NFRE
NFD[7:0]
Command
Address
7632D–MP3–01/07