at85c51snd3 ATMEL Corporation, at85c51snd3 Datasheet - Page 119

no-image

at85c51snd3

Manufacturer Part Number
at85c51snd3
Description
At85c51snd3 Single-chip Digital Audio Decoder - Encoder With Usb 2.0 Interface
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
at85c51snd3B1-7FTUL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at85c51snd3B1-RTTUL
Manufacturer:
Atmel
Quantity:
10 000
7632D–MP3–01/07
Table 120. UERST Register
UERST (1.CAh) – USB Endpoint Reset Register
Reset Value = 0000 0000b
Table 121. UECONX Register
UECONX (1.CBh) – USB Endpoint Control Register
Number
Number
6-0
7-6
Bit
Bit
7
7
7
5
4
3
2
1
-
-
STALLRQC
Mnemonic Description
Mnemonic Description
EPRST6:0
STALLRQ
EPNUMS
DFCRDY
EPRST6
RSTDT
Bit
Bit
6
6
-
-
-
Reserved
The value read from these bits is always 0. Do not set these bits.
Endpoint FIFO Reset Bits
Set to reset the selected endpoint FIFO prior to any other operation, upon
hardware reset or when an USB bus reset has been received. See
Section “Endpoint Reset” for more information.
Then, cleared by software to complete the reset operation and start using the
FIFO.
Reserved
The value read from these bits is always 0. Do not set these bits.
STALL Request Handshake Bit
Set to request a STALL answer to the host for the next handshake.
Cleared by hardware when a new SETUP is received. Clearing by software has
no effect.
See Section “STALL Request” for more details.
STALL Request Clear Handshake Bit
Set to disable the STALL handshake mechanism.
Cleared by hardware immediately after the set. Clearing by software has no
effect.
See Section “STALL Request” for more details.
Reset Data Toggle Bit
Set to automatically clear the data toggle sequence:
For OUT endpoint: the next received packet will have the data toggle 0.
For IN endpoint: the next packet to be sent will have the data toggle 0.
Cleared by hardware instantaneously. The firmware does not have to wait that
the bit is cleared. Clearing by software has no effect.
Endpoint Number Select Bit
Set to configure the EPNUM used by the DFC.
Clear to select the EPNUM used by the CPU.
DFC Ready Bit
Set to resume/enable the DFC interface.
Clear to pause the DFC interface.
STALLRQ
EPRST5
5
5
STALLRQC
EPRST4
4
4
EPRST3
RSTDT
3
3
EPNUMS
EPRST2
2
2
DFCRDY
EPRST1
1
1
EPRST0
EPEN
0
0
119

Related parts for at85c51snd3