peb2035 ETC-unknow, peb2035 Datasheet - Page 92

no-image

peb2035

Manufacturer Part Number
peb2035
Description
Communications Advanced Cmos Frame Aligner
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2035
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035N
Manufacturer:
SIEMENS
Quantity:
25
Part Number:
peb2035N
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2035N
Manufacturer:
MIENENS
Quantity:
20 000
Part Number:
peb2035N
Quantity:
50
Part Number:
peb2035N-V4.1
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035N-VA3
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 076
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 087
Part Number:
peb2035NV4.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
peb2035P
Manufacturer:
INFINEON
Quantity:
1 000
Receive Service Word Pulseframe (READ)
RSW
RSIS … Receive Spare Bit for International Use
RRA … Receive Remote Alarm
RY0 … RY4 … Receive Spare Bits for National Use (Y-Bits, Sn-Bits, Sa-Bits)
Receive Spare Bits/Additional Status (READ)
RSP
XFLG … Transmit Multiframe Flag
Semiconductor Group
First bit of the received service word. It is fixed to one if CRC-multiframe mode is enabled.
Equivalent to bit RSR.RRA.
No function if standard doubleframe format is enabled (MODE.CRC = 0, ref. to
EMOD.DFSN). If MODE.CRC is set to one, this bit is set at the beginning of every
transmitted CRC-multiframe (or every eighth transmitted doubleframe). It is cleared
– with the first write access to the stack XSN, or
– automatically with beginning of frame 15 of every outgoing CRC multiframe (this is valid
only if EMOD.DFSN = 0). In that case, a write access to the stack and to Si bits should be
avoided. The data written to the stack XSN and to S
shifted into internal transmission buffers with the beginning of every CRC-multiframe (or
every eighth doubleframe). RSP.XFLG should be monitored continuously at time intervals
less than 2 ms (1.5 ms recommended) for correct Sn-/Si-bit insertion. If the stack is not
updated, the previous information will be transmitted.
7
7
XFLG
RSIS
RFLG
1
DSLP
RRA
RYO
GPE
92
RY1
XPE
RSIF
i
RY2
-bits XSP.XS13 and XSP.XS15 is
RS13
RY3
RS15
RY4
0
0
PEB 2035
(04)
(05)

Related parts for peb2035