peb2035 ETC-unknow, peb2035 Datasheet - Page 66

no-image

peb2035

Manufacturer Part Number
peb2035
Description
Communications Advanced Cmos Frame Aligner
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2035
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035N
Manufacturer:
SIEMENS
Quantity:
25
Part Number:
peb2035N
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2035N
Manufacturer:
MIENENS
Quantity:
20 000
Part Number:
peb2035N
Quantity:
50
Part Number:
peb2035N-V4.1
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035N-VA3
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 076
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 087
Part Number:
peb2035NV4.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
peb2035P
Manufacturer:
INFINEON
Quantity:
1 000
Some of the above indications are only simulated if the ACFA is configured in a mode where the
alarm is applicable (e.g. no CRC4 error simulation when doubleframe format is enabled).
Controlling the alarm simulation depends on the selected PCM mode:
PCM 30 Mode
Setting of the bit CCR.SIM initiates alarm simulation. Error counting and indication will occurs while
this bit is set. After it is reset all simulated error conditions disappear. Alarms like AIS and NOS are
cleared automatically. The indications of slips, parity errors and the error counters have to be
cleared by setting/resetting corresponding bits of register CCR (CCR.CLR, CCR.CCPY).
PCM 24 Mde
The alarm simulation is controlled by the value of the Alarm Simulation Counter: ASR.SC which is
incremented by setting bit: CCR.SIM. Contrary to PCM 30 mode, resetting this bit has no influence
on running alarm simulation.
Clearing of alarm indications:
– automatically for NOS, remote alarm, AIS, and loss of synchronization and
– user controlled for slips, parity errors, and error counters via bit CCR.CLR
is only possible at defined counter steps of ASR.SC. For complete simulation (ASR.SC = 0), eight
simulation steps are necessary.
Speech Memory Supervision
During normal operation, the receive and transmit paths may be monitored to detect malfunctions
by using parity generation/checking and loopback of individual time-slots.
Parity Check
Both the receive and the transmit memories are supervised by a parity bit generation/checking
mechanism. A parity bit is generated at the input of the receive (resp. transmit) speech memory and
written to the memory along with the eight bit PCM data (in PCM 30 mode the transmit memory is
by-passed).
Parity is checked at the memory output and errors are reported via status bits:
Semiconductor Group
Framing error counter
Code violation counter (HDB3/B8ZS Codes)
CRC4/6 error counter
Receive Channel Parity Error: RSR.RPE (PCM 30), ASR.RPE (PCM 24) for the channel selected
via register CPY.
Transmit Channel Parity Error: RSP.XPE (PCM 30), ASR.XPE (PCM 24) for the channel
selected via register CPY.
Global Parity Error: RSP.GPE (PCM 30), MFR.GPE (PCM 24) for all transmit and receive
channels.
66
PEB 2035

Related parts for peb2035