peb2035 ETC-unknow, peb2035 Datasheet - Page 38

no-image

peb2035

Manufacturer Part Number
peb2035
Description
Communications Advanced Cmos Frame Aligner
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2035
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035N
Manufacturer:
SIEMENS
Quantity:
25
Part Number:
peb2035N
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2035N
Manufacturer:
MIENENS
Quantity:
20 000
Part Number:
peb2035N
Quantity:
50
Part Number:
peb2035N-V4.1
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035N-VA3
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 076
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 087
Part Number:
peb2035NV4.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
peb2035P
Manufacturer:
INFINEON
Quantity:
1 000
E-Bit Access
Due to newest signaling requirements, the E bits of frame 13 and frame 15 of the CRC multiframe
can be used to indicate received errored submultiframes:
Submultiframe I status
Submultiframe II status
no CRC error
Standard Procedure
After reading the Submultiframe Error Indication SEI.SI1 and SEI.SI2, the microprocessor has to
update contents of register XSP (XS13, XS15). Access to these registers has to be synchronized to
assigned multiframe begin. This can be done by evaluating the Transmit/Receive Multiframe Flags
(RSP.XFLG, RSP.RFLG) or by activating Transmit/Receive Multiframe Begin Interrupts
(CCR.AINT, XSP.MXMB, XSP.MRMB).
Automatic Mode
By setting bit XSP.AXS status information of received submultiframes is automatically inserted in E-
bit position of the outgoing CRC Multiframe without any further interventions of the microprocessor.
Submultiframe Error Indication Counter
If programmed via bit EMOD.ESEI, counter CVC (8 or 10 bits) counts zeros in E-bit position of frame
13 and 15 of every received CRC Multiframe. This counter option gives information about the
outgoing transmit PCM line if the E bits are used by the remote end for submultiframe error
indication.
Note: E bits may be processed via the system interface. Setting bit XSP.TT0S enables
PCM 24 Mode
Activated with bit MODE.PMOD = 1.
General
PCM line bit rate
Single frame length :
Framing frequency :
Organization
Selection of one of the four permissible framing formats is performed by bits GSR.FM0 and
GSR.FM1. These formats are:
F4
F12
ESF
F72
Semiconductor Group
CRC error
transparency for E bits (and S
:
:
:
:
:
:
1544 kbit/s
193 bit, No. 1 … 193
8 kHz
24 time-slots, No. 1 … 24
with 8 bits each, No. 1 … 8 and one preceding F bit
4-frame multiframe
12-frame multiframe (D3/D4)
Extended Superframe
72-frame multiframe (remote switch mode)
:
:
E-Bit located in frame 13
E-Bit located in frame 15
E = 1
E = 0
a
bits) in transmit direction (refer to table 3).
50 ppm
38
PEB 2035

Related parts for peb2035