peb2035 ETC-unknow, peb2035 Datasheet - Page 134

no-image

peb2035

Manufacturer Part Number
peb2035
Description
Communications Advanced Cmos Frame Aligner
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2035
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035N
Manufacturer:
SIEMENS
Quantity:
25
Part Number:
peb2035N
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2035N
Manufacturer:
MIENENS
Quantity:
20 000
Part Number:
peb2035N
Quantity:
50
Part Number:
peb2035N-V4.1
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035N-VA3
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 076
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 087
Part Number:
peb2035NV4.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
peb2035P
Manufacturer:
INFINEON
Quantity:
1 000
Important Remarks
Semiconductor Group
External Multiframe Synchronization
The transmitter of the ACFA can be synchronized externally for multiframe begin (port XCHPY,
bit ACR.EXMF). This feature is required if the bit-robbed signals are routed through the switching
network and are inserted in transmit direction via the system interface.
Wander Compensation
In receive direction and channel translation mode 0 the ACFA compensates wander with the
maximum wander amplitude of 142 UI peak to peak if enabled via bit ACR.SLM.
Code Violation Counter Extension
The counter CVC can be switched to 10-bit length via bit EMOD.ECVE (status bits CECX.CV8
and CECX.CV9).
Full Bauded Mode
Output pins XDOP, XDOM can be switched to full bauded mode via bit EMOD.XFB.
Extended DMA Mode
DMA request lines RREQ, XREQ remain active until the third read/write access to the assigned
stack is provided (bit EMOD.EDMA).
Disable AIS to System Interface
Automatic transmission of AIS to system internal highway (RDO) during asynchronous state can
be disabled via bit EMOD.DAIS. However, it remains programmable via bit CCR.SAIS.
Corrections: generation of signal XREQ.
Unused control bits have to be programmed with a logical ‘0’, although they are set to logical ‘1’
when reading the assigned registers.
In contrast to the Preliminary Delta Sheet 03.90. status bits CECX.CV8 and CECX.CV9 occupy
bit positions 4 and 5 of register CECX.
134
PEB 2035

Related parts for peb2035