peb2035 ETC-unknow, peb2035 Datasheet - Page 83

no-image

peb2035

Manufacturer Part Number
peb2035
Description
Communications Advanced Cmos Frame Aligner
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PEB2035
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035N
Manufacturer:
SIEMENS
Quantity:
25
Part Number:
peb2035N
Manufacturer:
INFINEON
Quantity:
5 510
Part Number:
peb2035N
Manufacturer:
MIENENS
Quantity:
20 000
Part Number:
peb2035N
Quantity:
50
Part Number:
peb2035N-V4.1
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035N-VA3
Manufacturer:
SIMENS
Quantity:
20 000
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 076
Part Number:
peb2035NV4.1
Manufacturer:
SIEMENS
Quantity:
5 087
Part Number:
peb2035NV4.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
peb2035P
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
peb2035P
Manufacturer:
INFINEON
Quantity:
1 000
RCO2 … RCO0 … Receive Clock-Slot Offset
Receive Control 1 (WRITE)
Value after RESET: 00
RC1
SWD … Service Word Condition Disable
ASY4 … Select Loss of Sync Condition
RTO5 … RTO0 … Receive Time-Slot Offset
Transmit Signaling Stack (WRITE)
Value after RESET: 00
XSIG
Semiconductor Group
0 … Standard operation. Three or four consecutive incorrect service words (depending on bit
1 … Errors in service words have no influence when in synchronous state. However, they are
0 … Standard operation. Three consecutive incorrect FAS words or three consecutive incorrect
1 … Four consecutive incorrect FAS words or four consecutive incorrect service words will
Initial value which is loaded into the receive bit counter at the trigger edge of SCLK when the
synchronous pulse at port SYPQ is active (see figure 5).
RC1.ASY4) will cause loss of synchronization.
used for the resynchronization procedure.
service words will cause loss of synchronization.
cause loss of synchronization.
The service word condition may be disabled via bit RC1.SWD.
Initial value which is loaded into the receive time-slot counter at the trigger edge of SCLK
when the synchronous pulse at port SYPQ is active (see figure 5).
7
7
SWD
XS7
H
H
, 00
ASY4
H
(not readable if XC0.ISIG = 0)
RTO5
83
RTO0
XS0
0
0
PEB 2035
(0A)
(09)

Related parts for peb2035